Verilog Basics Assignment

The document outlines an assignment for implementing various digital circuits using Verilog, including multiplexers, demultiplexers, decoders, and adders. It also includes a specific program to analyze and requires students to write their own Verilog code, compile, and simulate the designs. Additionally, it provides installation instructions for necessary tools and commands for compiling and simulating the designs.

Uploaded by

saurabhydv2002

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

20 views3 pages

Verilog Basics Assignment

Uploaded by

saurabhydv2002

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

You are on page 1/ 3

VerilogBasicsAssignment

Implement below circuits using verilog, write

testbench, compile and simulate using verilog

1. 4x1 Multiplexer
2. 1x4 Demultiplexer.
3. 3x8 Decoder.
4. 8x3 Encoder.
5. Design a 4*1 Multiplexer using conditional operator.
6. Half Adder.
7. Full Adder.
8. Half Subtractor.
9. Full Subtractor

10. Consider the following program:

Module adder sign(X,Y,S,S2s);
input [3:0] X, Y;
output [7:0]S,S2s;
assign S = X + Y,
S2s = {{4{X[3]}}, X} + {{4{Y[3]}}, Y};
Endmodule

(a) If X=0011 and Y=1101, What will be the value of

S and S2s?
(b) What operation is assigned for S2s in the given
program.

11.Write verilog code for below circuits

12.8x1 Multiplexer using 2*1 Multiplexer
13. 1x8 demultiplexer using 1*2 Demultiplexer.
14. 4x16 Decoder using 2x4.
15. 16x4 Encoder using 4x2.
16. n-to-2^n decoder (Hint:using for loop)
17. Design a 8-to-3 Priority Encoder:
(a) using Casex
(b) using for loop
18.4-bit Ripple Carry

Expectation:

Students should write verilog code by themselves, compileand

simulate.
Prepare a very clean and easily readable document, attach the
snaps of waveform, code and testbench.
Installing iverilog & gtkwave

sudo
yum install
iverilog yum
install gtkwave

xzxxCommand to compile &simulate:

iverilog -o my_design
mux2x1_tb.v
mux2x1.v vvp
my_design

gtkwave vcd_file.vcd

Develop the passion of learning. If you do, you will

never cease to grow.

Verilog Case "Default" Statement
No ratings yet
Verilog Case "Default" Statement
20 pages
Verilog Source Code
No ratings yet
Verilog Source Code
11 pages
Waveforms
No ratings yet
Waveforms
26 pages
Verilog Basics for Engineers
No ratings yet
Verilog Basics for Engineers
42 pages
Verilog Codes
No ratings yet
Verilog Codes
14 pages
NC Launch
No ratings yet
NC Launch
40 pages
Vlsi Manual 1
No ratings yet
Vlsi Manual 1
54 pages
Himani Codes
No ratings yet
Himani Codes
49 pages
Suhas N (Lab Assign 1,2,3)
No ratings yet
Suhas N (Lab Assign 1,2,3)
37 pages
Verilog HDL Lab Manual-22 Scheme
No ratings yet
Verilog HDL Lab Manual-22 Scheme
19 pages
Ddco Jan 12-1-24 Final PDF
No ratings yet
Ddco Jan 12-1-24 Final PDF
53 pages
Vlsi Comple Lab Task
No ratings yet
Vlsi Comple Lab Task
37 pages
Verilog Code for Logic Gates and Flip Flops
No ratings yet
Verilog Code for Logic Gates and Flip Flops
14 pages
Combinational Logic Circuits Verilog
No ratings yet
Combinational Logic Circuits Verilog
4 pages
Vlsi Lab
No ratings yet
Vlsi Lab
33 pages
Verilog Assignment Help
100% (1)
Verilog Assignment Help
6 pages
Verilog Lab
No ratings yet
Verilog Lab
96 pages
Introduction To Verilog HDL: Presented by K.Swathi
No ratings yet
Introduction To Verilog HDL: Presented by K.Swathi
35 pages
Verilog Assign Statement Overview
100% (1)
Verilog Assign Statement Overview
7 pages
Hardware Description Languages: Verilog
No ratings yet
Hardware Description Languages: Verilog
26 pages
Verilog Operators and Code Assignments
No ratings yet
Verilog Operators and Code Assignments
2 pages
0 Verilog Assignment Operators Level 1
No ratings yet
0 Verilog Assignment Operators Level 1
2 pages
VLSI Lab Manual Exercise Problems
100% (1)
VLSI Lab Manual Exercise Problems
38 pages
EECS 470 Lab 1: Verilog: Hardware Description Language
No ratings yet
EECS 470 Lab 1: Verilog: Hardware Description Language
60 pages
Verilog Codes
No ratings yet
Verilog Codes
31 pages
Verilog Code for Digital Circuits
No ratings yet
Verilog Code for Digital Circuits
23 pages
Verilog Lab Programs
No ratings yet
Verilog Lab Programs
51 pages
Verilog - Mux, Demux, Encoder, Decoder
100% (2)
Verilog - Mux, Demux, Encoder, Decoder
9 pages
Lab No.1: VLSI: Objective
No ratings yet
Lab No.1: VLSI: Objective
4 pages
Digital Design Using Verilog HDL P18ecl48
No ratings yet
Digital Design Using Verilog HDL P18ecl48
77 pages
Enc Encoded U 3 V RN RQN BBKF ZFAt 7 K LCB TD TJ QGi 5 ML Uh P4 V D141 Aylmh QG 3 PSH 6 DTF P09 G8
No ratings yet
Enc Encoded U 3 V RN RQN BBKF ZFAt 7 K LCB TD TJ QGi 5 ML Uh P4 V D141 Aylmh QG 3 PSH 6 DTF P09 G8
33 pages
VerilogTutorial1 ECE
No ratings yet
VerilogTutorial1 ECE
30 pages
Content All
No ratings yet
Content All
26 pages
06 - Verilog - Labs - Homework
No ratings yet
06 - Verilog - Labs - Homework
15 pages
Verilog Logic Gate Simulations
No ratings yet
Verilog Logic Gate Simulations
27 pages
Verilog Fundamentals for FPGAs
No ratings yet
Verilog Fundamentals for FPGAs
49 pages
Lab Results Vlsi
No ratings yet
Lab Results Vlsi
18 pages
Verilog Fundamentals: Shubham Singh
No ratings yet
Verilog Fundamentals: Shubham Singh
49 pages
05-Combinational Design 2
No ratings yet
05-Combinational Design 2
62 pages
Verilog Laboratory Manual for ECE Students
100% (2)
Verilog Laboratory Manual for ECE Students
28 pages
IEEE ASUSB Session 1
No ratings yet
IEEE ASUSB Session 1
24 pages
Synthesis vs. Simulation
No ratings yet
Synthesis vs. Simulation
15 pages
Verilog HDL Overview & Syntax Guide
No ratings yet
Verilog HDL Overview & Syntax Guide
64 pages
To Verilog: Digital Design
No ratings yet
To Verilog: Digital Design
27 pages
기초전자회로및실험 11주차 박하민교수님 강의자료
No ratings yet
기초전자회로및실험 11주차 박하민교수님 강의자료
20 pages
Verilog Codes for Basic Digital Circuits
No ratings yet
Verilog Codes for Basic Digital Circuits
7 pages
4x1 Mux Implementation with 2x1 Mux
No ratings yet
4x1 Mux Implementation with 2x1 Mux
14 pages
Content: What Is Verilog?
No ratings yet
Content: What Is Verilog?
1 page
Verilog HDL: Logic Systems & Data Types
No ratings yet
Verilog HDL: Logic Systems & Data Types
24 pages
Verilog Dataflow Modeling: Expt. No. 3 (Fourth Week Lab1 and Lab2)
No ratings yet
Verilog Dataflow Modeling: Expt. No. 3 (Fourth Week Lab1 and Lab2)
5 pages
Introduction To Verilog
No ratings yet
Introduction To Verilog
3 pages
Study of Synthesis Tools Expt - No.1 Aim:: Vlsi Lab Manual
No ratings yet
Study of Synthesis Tools Expt - No.1 Aim:: Vlsi Lab Manual
17 pages
VERILOG - PPT - Updated - With Testbench and Waveform and More Flipflops
No ratings yet
VERILOG - PPT - Updated - With Testbench and Waveform and More Flipflops
46 pages
DSDV m4
No ratings yet
DSDV m4
31 pages
Gvim Assignment
No ratings yet
Gvim Assignment
3 pages
Linux Assignment 2
No ratings yet
Linux Assignment 2
1 page
Scan
No ratings yet
Scan
5 pages
Computer Startup Process
No ratings yet
Computer Startup Process
5 pages

Verilog Basics Assignment

Uploaded by

Verilog Basics Assignment

Uploaded by

VerilogBasicsAssignment

Implement below circuits using verilog, write

10. Consider the following program:

(a) If X=0011 and Y=1101, What will be the value of

11.Write verilog code for below circuits

Students should write verilog code by themselves, compileand

xzxxCommand to compile &simulate:

Develop the passion of learning. If you do, you will

You might also like