0% found this document useful (0 votes)
43 views5 pages

Embedded System Assignment (3) With Answers

The document outlines fault-tolerant hardware systems, categorizing them into Single Modular Redundancy (SMR), Multiple Modular Redundancy (MMR), and Triple Modular Redundancy (TMR), each addressing reliability differently. It also describes the Embedded Design Life Cycle, detailing stages from requirements analysis to retirement, and highlights tools used in hard real-time operating systems for developing time-critical applications. Additionally, it explains the purpose of logic analyzers and their two modes of operation: Timing Mode and State Mode.

Uploaded by

jan lu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
43 views5 pages

Embedded System Assignment (3) With Answers

The document outlines fault-tolerant hardware systems, categorizing them into Single Modular Redundancy (SMR), Multiple Modular Redundancy (MMR), and Triple Modular Redundancy (TMR), each addressing reliability differently. It also describes the Embedded Design Life Cycle, detailing stages from requirements analysis to retirement, and highlights tools used in hard real-time operating systems for developing time-critical applications. Additionally, it explains the purpose of logic analyzers and their two modes of operation: Timing Mode and State Mode.

Uploaded by

jan lu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 5



Microlink
information and Technology College
Department of Computer Engineering
Embedded Systems Assinment_1 [10%] Time allotted:

Name____________________________ Section_________________ ID:_________________

1. In the design of fault-tolerant hardware, systems can be classified into three categories.
List down and explain briefly the categories. [3 pts]
ANS
Fault-tolerant hardware systems are classified into three categories:

1. **Single Modular Redundancy (SMR):**


- In SMR, redundant components are used, and only one module operates at a time.
- If the active module fails, a standby module takes over to maintain system functionality.
- This design ensures continuous operation but may underutilize resources.

2. **Multiple Modular Redundancy (MMR):**


- MMR employs multiple redundant components, and all modules operate simultaneously.
- A voting mechanism is used to determine the correct output among the redundant modules.
- This approach enhances system reliability by allowing parallel operation.

3. **Triple Modular Redundancy (TMR):**


- TMR is a specific case of MMR with three redundant modules.
- Voting is typically done using a majority logic, providing higher fault tolerance.
- TMR is more resilient but comes at the cost of increased hardware redundancy.

Each category addresses fault tolerance differently, aiming to ensure system reliability in the
face of hardware failures.

2. Explain by help of a diagram the Embedded design life cycle. [ 2 pts]


ANS
Certainly! Here's a simplified diagram outlining the Embedded Design Life Cycle:

1. **Requirements Analysis:**
- Understand and define the requirements of the embedded system.
- Identify key functionalities, constraints, and specifications.

2. **System Design:**
- Plan the overall system architecture.

By Hailay B. (M.Sc)

Microlink
information and Technology College
Department of Computer Engineering
- Allocate resources, define interfaces, and establish communication protocols.

3. **Hardware Design:**
- Develop the hardware components based on system design.
- Specify and design the electronic circuits, components, and connections.

4. **Software Design:**
- Create the software architecture and algorithms based on system requirements.
- Specify functions, modules, and interactions.

5. **Implementation:**
- Develop the actual hardware components using chosen components and PCBs.
- Write and implement the software code according to the design.

6. **Integration and Testing:**


- Combine hardware and software elements to form a complete system.
- Conduct testing at various levels, including unit testing, integration testing, and system
testing.

7. **Verification and Validation:**


- Verify that the system meets the specified requirements.
- Validate the system's performance and functionality against user expectations.

8. **Deployment:**
- Deploy the embedded system in its intended environment.
- Ensure proper installation and configuration.

9. **Maintenance and Updates:**


- Provide ongoing support, address issues, and apply updates or patches.
- Monitor and optimize the system's performance over its lifecycle.

10. **Retirement/Replacement:**
- Plan for the end of the system's lifecycle.
- Consider replacement or upgrades based on technological advancements or changing
requirements.

By Hailay B. (M.Sc)

Microlink
information and Technology College
Department of Computer Engineering
This diagram illustrates the sequential flow of activities in the Embedded Design Life Cycle,
emphasizing the iterative and interconnected nature of the process.
3. The hard real-time operating system includes a set of tools to assist the development of
time-critical applications from the design stage to the monitoring phase. What are the tools used
for this purpose by embedded system RTOS? [2 pts]
ANS
Hard real-time operating systems (RTOS) for embedded systems provide various tools to assist
in the development and monitoring of time-critical applications. Some key tools include:

1. **Compiler and Cross-Compiler:**


- Efficient compilers that generate optimized machine code for the target architecture.
- Cross-compilers for developing on a host machine and deploying code on the target
embedded system.

2. **Integrated Development Environment (IDE):**


- An IDE tailored for embedded systems development, providing features like code editing,
debugging, and project management.

3. **Kernel Awareness and Analysis Tools:**


- Tools that allow developers to understand and analyze the RTOS kernel's behavior and
resource usage.
- This may include profiling tools, system call analyzers, and kernel-aware debuggers.

4. **Performance Monitoring Tools:**


- Tools to monitor and analyze the performance of the embedded system in real-time.
- Profilers and performance analyzers help identify bottlenecks and optimize code.

5. **RTOS-aware Debuggers:**
- Debugging tools that understand the RTOS's internal structures, allowing for better analysis
of task scheduling, interrupts, and system behavior.

6. **Task and Resource Monitoring Tools:**


- Tools to monitor the execution of tasks and manage system resources.
- Task analyzers help track deadlines, execution times, and dependencies.

7. **Communication and Synchronization Tools:**

By Hailay B. (M.Sc)

Microlink
information and Technology College
Department of Computer Engineering
- Tools for analyzing and debugging inter-process communication and synchronization
mechanisms.
- This includes tools for message queues, semaphores, and other communication primitives.

8. **Memory Analysis Tools:**


- Tools to analyze and optimize memory usage, ensuring efficient allocation and deallocation.
- Memory profilers and analyzers aid in detecting memory leaks and fragmentation.

9. **RTOS Configuration Tools:**


- Graphical or command-line tools to configure and customize RTOS parameters according to
the application's needs.

10. **RTOS Tracing Tools:**


- Tools for tracing the execution flow of tasks and interrupts.
- Tracing helps understand the temporal behavior of the system and identify latency issues.

These tools collectively support the development and monitoring of hard real-time applications
on embedded systems, ensuring that critical tasks meet their timing requirements.
4. What is the purpose of logic analyzers? Write down and explain the two modes of
operation of logic analyzers? [3 pts]
ANS
**Purpose of Logic Analyzers:**
Logic analyzers are electronic test instruments used to capture and display digital signals in a
digital system. They are specifically designed for debugging and analyzing the behavior of
digital circuits. Logic analyzers help engineers and developers understand the timing, state, and
interaction of signals in complex digital systems.

**Two Modes of Operation of Logic Analyzers:**

1. **Timing Mode:**
- In Timing Mode, the logic analyzer captures and displays the digital signals over time.
- It provides a time-correlated view of multiple digital signals, showing how they transition
over time.
- Engineers use this mode to analyze signal timing relationships, identify glitches, and ensure
that signals meet specified timing requirements.

By Hailay B. (M.Sc)

Microlink
information and Technology College
Department of Computer Engineering
- Timing diagrams or waveforms are typically generated, allowing users to visualize the logic
states of different signals.

2. **State Mode:**
- State Mode focuses on capturing and displaying the logical states of multiple signals at a
specific point in time.
- It provides a snapshot of the digital system's state, showcasing the values of various signals
simultaneously.
- Engineers use this mode to analyze the relationship between different signals at a specific
point in the system's operation.
- State Mode is particularly useful for debugging complex digital systems where understanding
the concurrent logic states is crucial.

Both Timing and State Modes are essential for diagnosing issues in digital circuits. Timing
Mode helps analyze the dynamic behavior of signals over time, while State Mode provides a
static snapshot of the system's logic states at a specific instant. Engineers often switch between
these modes to comprehensively understand and troubleshoot the behavior of digital systems.

By Hailay B. (M.Sc)

You might also like