0% found this document useful (0 votes)
3K views1 page

VLSI Design Flow Y Chart

The VLSI design flow is a multi-stage process that encompasses system specification to chip fabrication, represented graphically by the Gajski-Kuhn Y-chart. This chart delineates three primary domains of VLSI design: behavioral, structural, and geometrical, organized by levels of abstraction. It emphasizes the importance of high-level synthesis for structural descriptions and layout synthesis for physical descriptions in the design process.

Uploaded by

vishureddy1154
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
3K views1 page

VLSI Design Flow Y Chart

The VLSI design flow is a multi-stage process that encompasses system specification to chip fabrication, represented graphically by the Gajski-Kuhn Y-chart. This chart delineates three primary domains of VLSI design: behavioral, structural, and geometrical, organized by levels of abstraction. It emphasizes the importance of high-level synthesis for structural descriptions and layout synthesis for physical descriptions in the design process.

Uploaded by

vishureddy1154
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

• The VLSI (Very Large Scale Integration) design flow is a complex process that involves

several stages, from system specification to chip fabrication.


• The Y-chart, also known as the Gajski-Kuhn Y-chart, is a graphical representation of the
VLSI design flow.
• It illustrates the three major domains of VLSI design: behavioral, structural, and
geometrical (physical), across different levels of abstraction.

• Gajski Kuhn Y chart has three domains that has to be put on radial axes.
• Various domains are divided into different areas like levels of abstraction using centered
rings.
• The top level named as a outer ring, that explains the chip architecture, and the low levels
named as a inner rings, to make the design and implementation in a better way by
following techniques:
• The process of high-level synthesis or logical synthesis is involved for making a structural
description from a behavioral description.
• The layout synthesis is involved for making a physical description from a structural
description.

You might also like