0% found this document useful (0 votes)
23 views2 pages

CA Assignemnt

The document outlines a set of questions related to 8085 microprocessor interfacing and computer system architecture, requiring detailed explanations and programming tasks. It specifies that 8 questions will be asked, with a focus on topics such as demultiplexing, memory I/O, assembly language instructions, and various arithmetic operations including signed-magnitude and 2's complement. Additionally, it includes practical interfacing tasks with LEDs, keys, and displays, along with algorithms for multiplication and BCD operations.

Uploaded by

eren3000yeager
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
23 views2 pages

CA Assignemnt

The document outlines a set of questions related to 8085 microprocessor interfacing and computer system architecture, requiring detailed explanations and programming tasks. It specifies that 8 questions will be asked, with a focus on topics such as demultiplexing, memory I/O, assembly language instructions, and various arithmetic operations including signed-magnitude and 2's complement. Additionally, it includes practical interfacing tasks with LEDs, keys, and displays, along with algorithms for multiplication and BCD operations.

Uploaded by

eren3000yeager
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Note:

1. A total of 8 questions will be asked from these questions. 3 questions from


Q.1-7 and 5 questions from Q.8-16. You will be required to answer 5 out of
these.
2. 6 questions will be asked from the portion covered by Sh. R. Bairathi out of
which 3 are to be answered.

1. Explain the following:


a. Demultiplexing AD0-AD7 into A0-A7 and D0-D7 in 8085.
b. Generating IOR',IOW',MEMR',MEMW' in 8085.
c. Memory Mapped I/O and Direct I/O.
d. Classification of Assembly Language Instructions.
e. Flags in 8085.

2. Explain the following:


a. Difference between Latch and Buffer.
b. Tri-state logic.
c. Key debouncing.
d. Two-pass Assembler.
e. CALL and RET instructions.

3. Interface 4Kx8 ROM at address 0x0400 onwards. Clearly explain the logic
using chip-select and in-chip select lines.

4. Interfacing 8-LED at port #00 and 8-Keys at port#01 and write a program to
display the key pressed on LEDs including key debounce of 20 ms provided
by delay sobroutine.

5. Interfacing 8 Nos. 7 segment display using polling and display contents of


0x0100 onwards on them. (Assume the data gets displayed directly).

6. Reading 8x8 Matrix keyboard and store key pressed code in 0x0100-
0x0101 using polling. (0x100 stores scan line code, 0x0101 stores return line
code).

7. Explain the 8085 Interrupts and RIM, SIM EI and DI Instructions. What are
hardware and software interrupts.

(All questions below from Chapter-10 of Computer System Architecture by


Morris Mano – Page 335-370)

8. Explain addition and subtraction of signed-magnitude numbers with


hardware and flowchart. (page 335-338).
9. Explain addition and subtraction of signed 2’s complement numbers with
hardware and flowchart. What do you understand by sign extension. (Page
339-340).

10. Explain 4-bit Ripple carry adder and give its Structural/ RTL code in
Verilog.

11. Explain 4-bit CLA adder and its advantages. Which gate with maximum
inputs is required for 4 bit CLA adder.

12. Explain multiplication algorithm for signed-magnitude numbers with


hardware and flowchart. (page 340-342)

13. Explain Booth algorithm for multiplication of 8 bit numbers using single bit
recording. Give its RTL code in Verilog.

14. Explain Booth’s algorithm for bit pair recording. How it works. Explain with
algorithm. (page-343-346)

15. Explain the working of a BCD adder with block diagram. (page 365-367).

16. Explain the concept of BCD subtraction using 9’s/ 10’s complement
method and the block diagram of a single stage BCD arithmetic unit. (page
368-370).

You might also like