Scribd
Upload
88 views8 pages

Pipeline Reference

The 8086 microprocessor features a pipelined architecture with two functional units: the Bus Interface Unit (BIU) and the Execution Unit (EU), allowing for parallel operation. Pipelining enhances processing speed by overlapping instruction fetching and execution, utilizing a 6-byte instruction queue in the BIU. While pipelining improves performance, it also introduces complexity, such as handling branch penalties and forwarding issues.

Uploaded by

azadsaifullah69
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
88 views8 pages

Pipeline Reference

The 8086 microprocessor features a pipelined architecture with two functional units: the Bus Interface Unit (BIU) and the Execution Unit (EU), allowing for parallel operation. Pipelining enhances processing speed by overlapping instruction fetching and execution, utilizing a 6-byte instruction queue in the BIU. While pipelining improves performance, it also introduces complexity, such as handling branch penalties and forwarding issues.

Uploaded by

azadsaifullah69
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd

You might also like