XOR Gate Simulation Guide

Uploaded by

aditanpure9009

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

24 views4 pages

XOR Gate Simulation Guide

Uploaded by

aditanpure9009

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

CMOS VLSI EXAM

PRN - 240840133038

QUESTION 3 : Perform simulation using XSCHEM and NGSPICE.

SOLUTION :
Created the schematic of XOR gate in XSCHEM and performed simulation using NGSPICE.

SCHEMATIC :
XSCHEM NETLIST :
NGSPICE WINDOW :
SIMULATION OUTPUT :

CMOS Circuit Design Basics
No ratings yet
CMOS Circuit Design Basics
20 pages
Project - EEE490
No ratings yet
Project - EEE490
8 pages
Introduction To Computer Architecture: Exam: 1 CMOS Logic (2.5 Points)
No ratings yet
Introduction To Computer Architecture: Exam: 1 CMOS Logic (2.5 Points)
9 pages
Submitted To:: Course Code: EEE-442 Course Title
No ratings yet
Submitted To:: Course Code: EEE-442 Course Title
7 pages
6 Bit Wallace Tree Multiplier - Complete - Final
No ratings yet
6 Bit Wallace Tree Multiplier - Complete - Final
50 pages
8383 - All 2
No ratings yet
8383 - All 2
1 page
Compile Schematic: Vanasis Baboomi
No ratings yet
Compile Schematic: Vanasis Baboomi
21 pages
Program I: To Simulate and Gate: Digital Circuits and Systems - Ii Lab
No ratings yet
Program I: To Simulate and Gate: Digital Circuits and Systems - Ii Lab
72 pages
Vlsi Lab Manual (Microwind)
100% (7)
Vlsi Lab Manual (Microwind)
40 pages
CS/EE 5830/6830 - CAD Assignment #3
No ratings yet
CS/EE 5830/6830 - CAD Assignment #3
9 pages
Iqra University Islamabad: Lab Sheet #3 of Digital Logic Design
No ratings yet
Iqra University Islamabad: Lab Sheet #3 of Digital Logic Design
5 pages
Bt21ece078 Dmlab Assignment 03
No ratings yet
Bt21ece078 Dmlab Assignment 03
9 pages
Experiment No. 1: A) The AND Operation
No ratings yet
Experiment No. 1: A) The AND Operation
17 pages
VLSI Design Quiz for Engineers
No ratings yet
VLSI Design Quiz for Engineers
7 pages
VLSI and ASIC Examples of Physical Layout
No ratings yet
VLSI and ASIC Examples of Physical Layout
6 pages
Experiment 3: Logic Gates
No ratings yet
Experiment 3: Logic Gates
3 pages
Or and Logic Gate: Lab 2 Ece 195
No ratings yet
Or and Logic Gate: Lab 2 Ece 195
13 pages
MDS I Manual
No ratings yet
MDS I Manual
41 pages
VHDL Experiments
No ratings yet
VHDL Experiments
55 pages
CMOS VLSI Design 86
No ratings yet
CMOS VLSI Design 86
1 page
Exp 6 Half Adder
No ratings yet
Exp 6 Half Adder
7 pages
Vlsi Lab
No ratings yet
Vlsi Lab
161 pages
LAB00
No ratings yet
LAB00
6 pages
EEE Digital Assignment (Software) : Logic Gates
No ratings yet
EEE Digital Assignment (Software) : Logic Gates
12 pages
ASIC - April2011
No ratings yet
ASIC - April2011
2 pages
VLSI Lab
No ratings yet
VLSI Lab
21 pages
CMOS Logic Gates and Circuits Guide
No ratings yet
CMOS Logic Gates and Circuits Guide
16 pages
List of Figures: Figure No. Page No
No ratings yet
List of Figures: Figure No. Page No
4 pages
EE 415: VLSI Design I Lab 4: ASIC Design Flow I: Jacien Squires 291-84-0440 Mailbox # 561
No ratings yet
EE 415: VLSI Design I Lab 4: ASIC Design Flow I: Jacien Squires 291-84-0440 Mailbox # 561
8 pages
Anadolu University: Engineering and Architecture Faculty Department of Electrical and Electronics Engineering
No ratings yet
Anadolu University: Engineering and Architecture Faculty Department of Electrical and Electronics Engineering
4 pages
VLSI LAB Record-Format
No ratings yet
VLSI LAB Record-Format
5 pages
VLSI Front End Lab Manual
No ratings yet
VLSI Front End Lab Manual
88 pages
DSD LAB MANUAL VISem ECE PDF
No ratings yet
DSD LAB MANUAL VISem ECE PDF
56 pages
Experiment 6: Adder/subtractor Block Diagram:: VHDL Code: Xor Gate
No ratings yet
Experiment 6: Adder/subtractor Block Diagram:: VHDL Code: Xor Gate
7 pages
Vlsi Anvesh 8
No ratings yet
Vlsi Anvesh 8
10 pages
PE EC802C - VLSI Design Automation
No ratings yet
PE EC802C - VLSI Design Automation
1 page
VLSI Design Final Final Final Final Final Final
No ratings yet
VLSI Design Final Final Final Final Final Final
99 pages
CMOS Schematic Design Guide
No ratings yet
CMOS Schematic Design Guide
30 pages
2023-08-25 13 - 33 - 54.324 - 1
No ratings yet
2023-08-25 13 - 33 - 54.324 - 1
8 pages
Digital VLSI Design Exam Paper 2018
No ratings yet
Digital VLSI Design Exam Paper 2018
2 pages
Vlsi Design Lab
No ratings yet
Vlsi Design Lab
21 pages
Week 1 DS
No ratings yet
Week 1 DS
6 pages
Deco File Reference
No ratings yet
Deco File Reference
35 pages
Indian Institute of Technology Guwahati: EC 321: DSP Laboratory
No ratings yet
Indian Institute of Technology Guwahati: EC 321: DSP Laboratory
1 page
Vlsi Lab Ii Manual: (M Tech R13 Regulation)
No ratings yet
Vlsi Lab Ii Manual: (M Tech R13 Regulation)
33 pages
Tut 2
No ratings yet
Tut 2
3 pages
Digital Logic Design Basics
No ratings yet
Digital Logic Design Basics
16 pages
Nguyen Tan Phuc - Week 2
No ratings yet
Nguyen Tan Phuc - Week 2
13 pages
Design and Implementation of Half & Full Adder at Layout Level in Microwind
100% (1)
Design and Implementation of Half & Full Adder at Layout Level in Microwind
7 pages
Verilog Behavioral Model for XOR Gate
No ratings yet
Verilog Behavioral Model for XOR Gate
5 pages
VHDL & Verilog Logic Gates Guide
No ratings yet
VHDL & Verilog Logic Gates Guide
76 pages
Experiment No 04-07hasib Sir
No ratings yet
Experiment No 04-07hasib Sir
19 pages
VLSI Design Fundamentals and Circuits
No ratings yet
VLSI Design Fundamentals and Circuits
74 pages
Lab 0 Manual
No ratings yet
Lab 0 Manual
12 pages
Bee-307 Vlsi Design Lab: Lab No Practical (15%) Report (30%)
No ratings yet
Bee-307 Vlsi Design Lab: Lab No Practical (15%) Report (30%)
8 pages
TIJER2403109
No ratings yet
TIJER2403109
8 pages
Name - Registration Number - Slot - Course Code - Instructor - Examiner Signature
No ratings yet
Name - Registration Number - Slot - Course Code - Instructor - Examiner Signature
48 pages
Assignment 03 Solution Final
No ratings yet
Assignment 03 Solution Final
9 pages
FPGA Circuit Design Guide
100% (1)
FPGA Circuit Design Guide
17 pages
SEO Best Practices Guide
No ratings yet
SEO Best Practices Guide
37 pages
Engineering College User Data
No ratings yet
Engineering College User Data
399 pages
Question 3
No ratings yet
Question 3
2 pages
Question 2
No ratings yet
Question 2
2 pages
Question 2
No ratings yet
Question 2
4 pages
Question 1
No ratings yet
Question 1
1 page

XOR Gate Simulation Guide

Uploaded by

XOR Gate Simulation Guide

Uploaded by

CMOS VLSI EXAM

QUESTION 3 : Perform simulation using XSCHEM and NGSPICE.

You might also like