MP5461
MP5461
DESCRIPTION FEATURES
The MP5461 is a dual input, 4-switch, integrated Dual Input ORing Switches:
buck-boost converter. It is capable of regulating o 4.2V to 5.5V Input Voltage Range for
the output voltage from 4.2V to 5.5V VIN1 and VIN1
2.5V to 5.5V VIN2. The VIN1 can support up to o Supports 22V Voltage Stress for VIN1
22V input voltage but is not functional after o 5.75V OVP Shutdown for VIN1
>5.75V. o 2.5V to 5.5V Input Voltage Range for
VIN2
The MP5461 has two auto-ORing switches from o Fast Reverse Block within 2μs
VIN1 and VIN2 to achieve a stable input for the o 1A Current Capability for Each Channel
buck-boost converter. The two sets of ORing o Soft-Start Control
MOSFETs are integrated. If one channel power o Fast SCP (Short-Circuit Protection) on
source falls, the fast turn-off protection OR_OUT
minimizes the reverse current. o Power-Path Selection Input
The buck-boost converter can operate from an o Power-Path Status Indication
input voltage above, equal to, or below the Buck-Boost Converter
output voltage. It uses current-mode control with o 1.8MHz Switching Frequency for CCM
1.8MHz fixed PWM frequency to optimize o 3.3V Fixed Output Voltage
stability and transient response. In a light-load o 500mA Continuous Output Current
condition, it enters PFM mode to get high light- o 1ms Soft-Start Time
load efficiency. Integrated MOSFETs minimize o Auto PFM/PWM Mode
the solution size while maintaining high o Output Over-Voltage Protection
efficiency. o Hiccup Over-Current Protection
1µA Shutdown Current
Fault protection includes VIN1 OVP shutdown,
output hiccup current limiting, and thermal 200µA Quiescent Current
shutdown. Active Low System EN Pin
EN to OR_OUT Start-Up Delay 300μs
The MP5461 is available in a tiny CSP-12 Over-Temperature Shutdown
(1.4mmx1.8mm) package. Available in a Wafer Level Chip Scale
Packaging: CSP-12(1.4mmx1.8mm)
APPLICATIONS
USB-C Cable
VCONN Powered USB Device
All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For
MPS green status, please visit MPS website under Quality Assurance.
“MPS” and “The Future of Analog IC Technology” are Registered Trademarks of
Monolithic Power Systems, Inc.
TYPICAL APPLICATION
L1 Efficiency vs. Load Current
1µH
VIN1 VOUT 100
4.2V-5.5V SW1 SW2
3.3V/0.5A
95
IN1
C1A OUT
1µF C2A C2B
90
EFFICIENCY (%)
22µF 22µF
85
VIN2
2.5V-5.5V
MP5461 80
IN2 OR_OUT
C1B C4
1µF
75
10µF
70 VIN2=5V
VCC VIN2=3.3V
R1 SEL VCC
65 VIN2=2.7V
10k C3
STATUS EN AGND GND
1µF 60
0.001 0.01 0.1 1
LOAD CURRENT (A)
ORDERING INFORMATION
Part Number* Package Top Marking
MP5461GC CSP-12 (1.4mmx1.8mm) See Below
* For Tape & Reel, add suffix –Z (e.g. MP5461GC–Z).
TOP MARKING
PACKAGE REFERENCE
TOP VIEW
1 2 3
OR_ SW
A IN1 OUT 1
AG GN
B IN2 ND D
VC SW
C C
EN
2
SE STAT OU
D L US T
CSP-12 (1.4mmx1.8mm)
PIN FUNCTIONS
CSP-12
Name Description
Pin #
VIN1 supply voltage. The MP5461 operates from a 4.2V to 5.5V VIN1 voltage
A1 IN1 and supports a 22V input voltage, but it is not functional >5.75V. CIN1 prevents
large voltage spikes at the input. Place CIN1 as close to the IC as possible.
IN1, IN2 ORing output. Also functions as the buck-boost input pin. Use a 10μF
A2 OR_OUT
or larger capacitor for decoupling.
Switch1. The first half-bridge switch node is connected to SW1. Connect an
A3 SW1
inductor between SW1 and SW2.
VIN2 supply voltage. The MP5461 operates from a 2.5V to 5.5V VIN2 voltage.
B1 IN2 CIN2 prevents large voltage spikes at the input. Place CIN2 as close to the IC
as possible.
Analog ground. Connect AGND to VCC capacitor's GND node by a Kelvin
B2 AGND
sense trace.
Power ground. Reference ground of the regulated output voltage. GND
B3 GND requires extra care during PCB layout. Connect to GND with copper traces and
vias.
C1 VCC Internal 5V LDO regulator output. Decouple with a 1µF capacitor.
On/off control for entire chip. EN is active low. Drive EN high to turn off the
C2 EN chip. Drive EN low or float to turn on the device. It has an internal 600kΩ pull-
down resistor to ground.
Switch2. The internal second half-bridge switch node is connected to SW2.
C3 SW2
Connect an inductor between SW1 and SW2.
Power path select input. If SEL=Low or is floated, VIN1 is selected; If
SEL=High, VIN2 is selected. The MP5461 will auto select the available power
D1 SEL
path if only one supply is available. It has an internal 600kΩ pull-down resistor
to ground.
Status indication. Open drain output. Indicates if the VIN1 or VIN2 channel is
D2 STATUS
selected. Refer to the truth table.
D3 OUT Output pin.
ELECTRICAL CHARACTERISTICS
VIN1 = 5V, VIN2=5V, VEN = 0V, TJ = -40°C to +125°C(5), unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
VEN=5V, VIN1=5V, VIN2=float,
IIN1 1 5 μA
TJ = +25°C
Supply current (Shutdown)
VEN=5V, VIN1=float, VIN2=5V,
IIN2 1 5 μA
TJ = +25°C
VEN=0V, VIN1=5V, VIN2=float, No
IQ1 210 260 μA
switching, TJ = -40°C to +85°C
Supply current (Quiescent)
VEN=0V, VIN1=float, VIN2=5V, No
IQ2 185 230 μA
switching, TJ = -40°C to +85°C
EN logic high input VEN_H Disable Part 1.2 V
EN logic low input VEN_L Enable Part 0.4 V
EN to ground resistance REN 600 kΩ
Thermal shutdown (6)
TSTD 150 C
Thermal hysteresis (6)
THYS 20 C
VCC regulator VCC VIN1=5.5V 4.5 5 5.5 V
VCC load regulation VCC_RG ICC=0-5mA 3 5 %
Dual Input ORing Switches
VIN1 under-voltage lockout
IN1UVVth 3.6 3.9 4.15 V
threshold rising
VIN1 under-voltage lockout
IN1UVHYS 400 mV
threshold hysteresis
VIN2 under-voltage lockout
IN2UVVth 2.05 2.25 2.45 V
threshold rising
VIN2 under-voltage lockout
IN2UVHYS 150 mV
threshold hysteresis
EN=0 to OR_OUT>90%, IN1=5V,
EN to OR_OUT startup tEN_DLY1 300 μs
IN2=0
delay
tEN_DLY2 IN2=5V, IN1=0 300 μs
Input over-voltage rising VOVP_R IN1 only 5.51 5.75 6.1 V
OVP recovery threshold VOVP_F IN1 only 5.5 V
Switch1 on resistance RDSON1 VCC=5V 160 mΩ
Switch2 on resistance RDSON2 VCC=5V 90 mΩ
IN1 to OR_OUT regulation
VREG1 Io=1mA, Io=100mA 5 40 100 mV
voltage
IN2 to OR_OUT regulation
VREG2 Io=1mA, Io=100mA 5 40 100 mV
voltage
Reverse voltage turn-off
tRV 2 μs
response time(7)
SEL logic high input VSEL_H VIN2 is selected 1.2 V
SEL logic low input VSEL_L VIN1 is selected 0.4 V
SEL to ground resistance RSEL 600 kΩ
STATUS pin leakage ISTA_LKG Pull-up with 5V 1 μA
STATUS low voltage VSTA_Low Sink 1mA 50 mV
ELECTRICAL CHARACTERISTICS
VIN1 = 5V, VIN2=5V, VEN = 0V, TJ = -40°C to +125°C(5), unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
Rising edge 25
STATUS delay TSTA_DEG μs
Falling edge 55
Buck-Boost
Output voltage VOUT -1.5% 3.3 +1.5% V
Output over-voltage
VOUT_OVP_R 110% 115% 120% VOUT
protection
Output OVP recovery VOUT_OVP_F 105% VOUT
OVP discharge resistance RDIS 1 kΩ
Oscillator frequency Fs 1.45 1.8 2.15 MHz
Steady state current limit ILIM VOUT=0V 1.65 2.5 3.35 A
SWD valley current limit(7) -1.5 A
PMOS on resistance RDS(on)-P SWA, SWD, 3.3Vin, 3.3Vout 90 mΩ
NMOS on resistance RDS(on)-N SWB, SWC, 3.3Vin, 3.3Vout 80 mΩ
Soft-start time Tss 0-100%Vout 1 ms
NOTE:
5) All min/max parameters are tested at TJ=25oC. Limits over temperature are guaranteed by design, characterization and correlation.
6) Guaranteed by design.
7) Guaranteed by engineering sample characterization.
800 800
600 600
(nA)
(nA)
400 400
200 200
0 0
-45-35-25-15 -5 5 15 25 35 45 55 65 75 85 -45-35-25-15 -5 5 15 25 35 45 55 65 75 85
TEMPERATURE (℃) TEMPERATURE (℃)
VIN1 Quiescent Current vs. VIN2 Quiescent Current vs.
Temperature, VIN1 = 5V Temperature, VIN2 = 5V
300 300
VIN2 QUIESCENT CURRENT
VIN1 QUIESCENT CURRENT
250 250
200 200
(μA)
(μA)
150 150
100 100
-45-35-25-15 -5 5 15 25 35 45 55 65 75 85 -45-35-25-15 -5 5 15 25 35 45 55 65 75 85
TEMPERATURE (℃) TEMPERATURE (℃)
5.5 100
5.4 95
5.3
90
5.2
VCC VOLTAGE (V)
EFFICIENCY (%)
5.1 85
5 80
4.9 75
4.8
70 VIN2=5V
4.7 VIN2=3.3V
4.6 65 VIN2=2.7V
4.5 60
-40 -25 -10 5 20 35 50 65 80 95 110 125 0.001 0.01 0.1 1
TEMPERATURE (℃) LOAD CURRENT (A)
VIN2=3.3V
CH1: CH1:
VOUT/AC VOUT/AC
50mV/div. 50mV/div.
CH2: SW1 CH2: SW1
5V/div. 5V/div.
CH1: CH1:
VOUT/AC VOUT/AC
20mV/div. 20mV/div.
CH2: SW1 CH2: SW1
5V/div. 5V/div.
CH1: CH1:
VOUT/AC VOUT/AC
50mV/div. 20mV/div.
CH2: SW1 CH2: SW1
2V/div. 2V/div.
CH1: VOUT
CH1: VOUT
2V/div.
2V/div.
CH2: SW1
CH2: SW1
5V/div.
5V/div.
CH3: VIN1
CH3: VIN1
5V/div.
5V/div.
CH4: IOUT
CH4: IOUT
2A/div.
2A/div.
5ms/div. 10ms/div.
CH1: VOUT
CH1: VOUT
2V/div.
2V/div.
CH2: SW1
CH2: SW1
5V/div.
5V/div.
CH3: VIN1
CH3: VIN1
5V/div.
5V/div.
CH4: IOUT
CH4: IOUT
2A/div. 1A/div.
100ms/div. 20ms/div.
EN Start-Up EN Start-Up
VIN1=5V, VIN2=Float, VOUT=3.3V, IOUT=0A VIN1=5V, VIN2=Float, VOUT=3.3V, IOUT=0.5A
200ms/div. 5ms/div.
Input Voltage Selection by SEL Pin Input Voltage Selection by SEL Pin
VIN1=5V, VIN2=2.5V,VOUT=3.3V, IOUT=0.2A, SEL VIN1=5V, VIN2=2.5V,VOUT=3.3V, IOUT=0.2A, SEL
from Low to High from High to Low
CH2: CH2:
OR_OUT OR_OUT
5V/div. 5V/div.
R1: STATUS R1:
5V/div. STATUS
CH3: SEL 5V/div.
2V/div. CH3: SEL
CH4: IOUT 2V/div.
500mA/div. CH4: IOUT
500mA/div.
2ms/div. 10ms/div.
CH1: VOUT
CH1: 2V/div.
VOUT/AC
CH2: SW1
100mV/div.
5V/div.
CH3: SW2
5V/div.
CH4: IOUT
CH4: IL
500mA/div.
2A/div.
2ms/div. 10ms/div.
CH1:
VOUT
CH1: VOUT 2V/div.
2V/div.
CH2: VIN1
CH2: SW1 5V/div.
5V/div.
CH3: VIN2
2V/div.
CH3: SW2
5V/div.
CH4: IOUT
CH4: IL 500mA/div.
2A/div.
10ms/div. 10ms/div.
BLOCK DIAGRAM
OR_OUT SW1 SW2
VCC
N-MOS
DRV Charge
Pump
LDO OUT
VCC
Q1 SWA SWD
IN1 OUT
Q3
SWB SWC
IN2
Similar
as Q1
SEL
600k
Control
Logic
STATUS Buck-Boost
VCC Control
EN
600k
4.2V-5.5V 2.5V-5.5V
“0”, Select
Not
VIN1 VIN1
available or OUT Open drain
4.2V-5.5V VIN2 OUT=VIN1
<2.5V
“1”, Select
VIN2 Open drain
“0”, Select
Not available VIN1 VIN1 0
or <4.2V 2.5V-5.5V OUT OUT=VIN2
or >5.75V VIN2
“1”, Select
0
VIN2
“0”, Select
>5.75V or Not Not VIN1 VIN1
available or available or OUT
VIN2 OUT=0 Open drain
<4.2V <2.5V “1”, Select
VIN2
The MP5461 is a dual input, high-efficiency, buck- STATUS is an open drain output. It indicates if the
boost converter that provides regulated output VIN1 or VIN2 channel is selected. When VIN1 is
voltage above, equal to, or below the input voltage. selected, or there is no power supply at VIN1 and
VIN2, STATUS is an open drain output; when
Under-Voltage Lockout (UVLO) VIN2 is selected, STATUS is pulled low. Refer to
Under-voltage lockout (UVLO) is used to protect the truth table.
the device from operating at an insufficient supply
Buck - Boost Operation
voltage. The MP5461 UVLO circuit monitors the
IN1 and IN2 voltage. During start-up, either IN1 or The output voltage is sensed via an internal
IN2 must rise higher than VIN-UVLO to enable the IC. resistor divider from the output to ground. The
voltage difference between the VOUT feedback
EN
voltage and the internal reference is amplified by
EN is the system on/off control input. It's an active the error amplifier to generate a control signal (VC-
low input. EN has an internal weak pull-down Buck). By comparing VC-Buck with the internal current
resistor. Pull EN low or float to enable the MP5461. ramp signal (the sensed SWA’s current with slope
Pull EN high to disable the MP5461. compensation) through the buck comparator, a
VCC Power Supply pulse-width modulation (PWM) control signal for
the buck leg (SWA, SWB) is generated.
When EN is active, IN1 and IN2 charges the VCC.
IN1 is a high voltage pin; there is a LDO from IN1 Another control signal (VC-Boost) is derived from VC-
to VCC. An ORing block will determine using the Buck through the level shift. Similarly, VC-Boost is
IN1 LDO output or IN2 to supply VCC. All internal compared with the same ramp signal through the
circuits of the MP5461 are supplied by VCC. VCC boost comparator and generates a PWM control
only needs to be decoupled with a ceramic signal for the boost leg (SWC, SWD). The switch
capacitor less than 1µF. After the system starts up, topology for the buck-boost converter is shown in
VCC is powered by the higher value of IN1, IN2, Figure 2.
or VOUT internally. VIN VOUT
GND
Input and Output Capacitor Selection
It is recommended to use ceramic capacitors
with low ESR as input and output capacitors in
order to filter any disturbance present in the input
Figure 3: PC Board Layout
line and to obtain stable operation.
Minimum values of 1μF for input 1, and 1μF for
input 2 as well as 2х22μF for output capacitors
are needed to achieve optimal performance.
VIN2 MP5461
2.5V-5.5V B1 A2
IN2 OR_OUT
C1B C4
1µF 10µF
VCC
D1
R1 SEL C1
VCC
10k C3
D2
1µF
STATUS EN AGND GND
C2 B2 B3
PACKAGE INFORMATION
CSP-12 (1.4mmx1.8mm)
PIN 1 ID
MARKING
PIN 1 ID
INDEX AREA
SIDE VIEW
NOTE:
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume
any legal responsibility for any said applications.
MP5461 Rev. 1.0 [Link] 20
2/19/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.