0% found this document useful (0 votes)
24 views6 pages

Experiment No

Uploaded by

Zulqurnan Anjum
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
24 views6 pages

Experiment No

Uploaded by

Zulqurnan Anjum
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

Experiment No: 3

Implement basic logic gates using universal logic gates


(NAND&NOR) and verify the Truth Tables

Objective:
 To learn about the Universal gates - NAND and NOR.
 To implement NOT, AND, and OR gates using NAND gates only.
 To implement NOT, AND, and OR gates using NOR gates only.
 Equivalent gates.
 Two-level digital circuit implementations using universal gates only.
 Two-level digital circuit implementations using other gates.

Apparatus Required:
 Prototyping board (breadboard)
 DC Power Supply 5V Battery
 Light Emitting Diode (LED)
 Digital ICs: 7400: Quad 2 input NAND
7402: Quad 2 input NOR
 Logic Probe
 Digital Logic Trainer IDL-400

Pin Diagram:

NAND Gate: IC 7400


14 Pin
Quad 2 input NAND Gate
Supply voltage :5V

NOR Gate: IC 7402


14 Pin
Quad 2 input NOR Gate
Supply voltage :5V

Fig 2.1: Pin diagrams of NAND & NOR gates

NAND Gate:
The NAND gate represents the complement of the AND operation. Its name is an abbreviation of
NOT AND.
The graphic symbol for the NAND gate consists of an AND symbol with a bubble on the output,
denoting that a complement operation is performed on the output of the AND gate.

The graphic symbol and the truth table of NAND gate are shown in the figure below,

Fig 2.2: Graphic symbol & Truth Table of NAND gate


The truth table clearly shows that the NAND operation is the complement of the AND.

NOR Gate:
The NOR gate represents the complement of the OR operation. Its name is an abbreviation of NOT
OR.
The graphic symbol for the NOR gate consists of an OR symbol with a bubble on the output,
denoting that a complement operation is performed on the output of the OR gate. The graphic
symbol and the truth table of NOR gate are shown in the figure below,

Fig 2.3: Graphic symbol & Truth Table of NOR gate

The truth table clearly shows that the NOR operation is the complement of the OR.

Universal Gates:
A universal gate is a gate which can implement any Boolean function without needing to use any
other gate type.

The NAND and NOR gates are universal gates.


In practice, this is advantageous since NAND and NOR gates are economical and easier to
fabricate and are the basic gates used in all IC digital logic families.

In fact, an AND gate is typically implemented as a NAND gate followed by an inverter not the
other way around!!
Likewise, an OR gate is typically implemented as a NOR gate followed by an inverter not the other
way around!!

Procedure:

NAND Gate is a Universal Gate:


To prove that any Boolean function can be implemented using only NAND gates, we will show
that the AND, OR, and NOT operations can be performed using only these gates.

Implementing an Inverter Using only NAND Gate


The figure shows two ways in which a NAND gate can be used as an inverter (NOT gate).

1. All NAND input pins connect to the input signal A gives an output A’.

2. One NAND input pin is connected to the input signal A while all other input pins are connected
to logic 1. The output will be A’.

Fig 2.4: NOT gate Implementation using NAND gate

Implementing AND using only NAND Gates

An AND gate can be replaced by NAND gates as shown in the figure (The AND is replaced by a
NAND gate with its output complemented by a NAND gate inverter).

Fig 2.5: AND gate Implementation using NAND gate

Implementing OR using only NAND Gates


An OR gate can be replaced by NAND gates as shown in the figure (The OR gate is replaced by a
NAND gate with all its inputs complemented by NAND gate inverters).

Fig 2.6: OR gate Implementation using NAND gate


Thus, the NAND gate is a universal gate since it can implement the AND, OR and NOT functions.

NOR Gate is a Universal Gate:


To prove that any Boolean function can be implemented using only NOR gates, we will show that
the AND, OR, and NOT operations can be performed using only these gates.

Implementing an Inverter Using only NOR Gate:

The figure shows two ways in which a NOR gate can be used as an inverter (NOT gate).

1. All NOR input pins connect to the input signal A gives an output A’.

2. One NOR input pin is connected to the input signal A while all other input pins are connected to
logic 0. The output will be A’.

Fig 2.7: NOT gate implementation using NOR Gate

Implementing OR Using only NOR Gates.

An OR gate can be replaced by NOR gates as shown in the figure (The OR is replaced by a NOR
gate with its output complemented by a NOR gate inverter).

Fig 2.9: OR gate implementation using NOR gate

Implementing AND Using only NOR Gates


An AND gate can be replaced by NOR gates as shown in the figure (The AND gate is replaced by
a NOR gate with all its inputs complemented by NOR gate inverters).

Fig 2.10: AND gate implementation using NOR gate

Thus, the NOR gate is a universal gate since it can implement the AND, OR and NOT functions.
Equivalent Gates:
The figure shown summarizes important cases of gate equivalence. Note that bubbles indicate a
complement operation (inverter).

A NAND gate is equivalent to an inverted-input OR gate.

Fig 2.11: Equivalent circuit of NAND gate


An AND gate is equivalent to an inverted input NOR gate.

Fig 2.12: Equivalent circuit of AND gate


A NOR gate is equivalent to an inverted-input AND gate

Fig 2.13: Equivalent circuit of NOR gate

An OR gate is equivalent to an inverted-input NAND gate.

Fig 2.14: Equivalent circuit of OR gate

Two Level Implementations:


We have seen before that Boolean functions in either SOP or POS forms can be implemented
using 2-Level implementations.

For SOP forms AND gates will be on the first level and a single OR gate will be on the second
level.

For POS forms OR gates will be on the first level and a single AND gate will be on the second
level.

Note that using inverters to complement input variables is not counted as a level.

Conclusion:

You might also like