Microchip jp571040
Microchip jp571040
Target Applications
• Automotive head unit
• Automotive breakout box
• Automotive media player dock
• Portable device charging via USB
• Rear seat infotainment access
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for cur-
rent devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the
revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
• Microchip’s Worldwide Web site; http://www.microchip.com
• Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are
using.
All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+
and D- pins and all required pull-down and pull-up resistors on D+ and D- pins. The over-current sense inputs for the
downstream facing ports have internal pull-up resistors.
MultiTRAK™ Technology which utilizes a dedicated TT per port to maintain consistent full-speed data throughput
regardless of the number of active downstream connections. MultiTRAK outperforms conventional USB 2.0 hubs with
a single TT in USB full-speed data transfers.
PortMap which provides flexible port mapping and disable sequences. The down-
stream ports of a USB82513 hub can be reordered or disabled in any sequence to
support multiple platform designs with minimum effort. For any port that is disabled,
the USB82513 automatically reorders the remaining ports to match the USB host
controller’s port numbering scheme.
PHYBoost which enables four programmable levels of USB signal drive strength in
downstream port transceivers. PHYBoost attempts to restore USB signal integrity
that has been compromised by system level variables such as poor PCB layout, long
cables, etc. The boost graphic shows an example of hi-speed USB eye diagrams
before (PHYBoost at 0%) and after (PHYBoost at 12%) signal integrity restoration in
a compromised system environment.
Microchip automotive services are provided during the life of the product from a dedicated organization composed of
operations, quality, and product support personnel specialized in meeting the requirements of the automotive customer.
Acronym Description
NC Not connected
TT Transaction Translator
SDA/SMBDATA/NON_REM1
SCL/SMBCLK/CFG_SEL0
HS_IND/CFG_SEL1
VBUS_DET
RESET_N
OCS3_N
VDD33
NC
NC
27
26
25
24
23
22
21
20
19
SUSP_IND/LOCAL_PWR/NON_REM0 28 18 PRTPWR3
VDDA33 29 17 OCS2_N
USBUP_DP 31 15 VDD33
36-QFN,
XTAL2 32 36-QFN Dimple 14 CRFILT
PLLFILT 34 12 PRTPWR1
RBIAS 35 11 TEST
VDD33PLL 36 10 VDDA33
1
2
3
4
5
6
7
8
9
USBDN1_DM/PRT_DIS_M1
USBDN2_DM/PRT_DIS_M2
USBDN3_DM/PRT_DIS_M3
USBDN1_DP/PRT_DIS_P1
USBDN2_DP/PRT_DIS_P2
USBDN3_DP/PRT_DIS_P3
VDDA33
VDDA33
VDDA33
Ground Pad
(must be connected
to VSS)
RBIAS
Misc (5 Pins)
TEST
VDD33PLL (2) NC
Total 36 Pins
To EEPROM or
To Upstream Upstream USB SMBus Master
24 MHz
VBUS Data SDA SCL
Crystal
3.3 V
VDDA
Serial
Bus-Power Upstream 1.8 V Reg PLL Interface
Detect PHY
Serial
Repeater Interface
Controller
Engine
3.3 V
TT #1 TT #2 TT #3 Port Controller
1.8 V Reg
VDDCR
Buffer
Symbol 36 QFN Description
Type
Both USB data pins for the corresponding port must be tied to the
VDDA33 to disable the associated downstream port.
Buffer
Symbol 36 QFN Description
Type
A 12.0 kΩ (+/- 1%) resistor is attached from ground to this pin to set the
transceiver’s internal bias settings.
Buffer
Symbol 36 QFN Description
Type
CFG_SEL1 = ‘1’,
HS_IND is active low,
CFG_SEL1: The logic state of this pin is internally latched on the rising
edge of RESET_N (RESET_N negation), and will determine the hub
configuration method as described in Table 7-1, "Hub Configuration
Options".
MISC
24 MHz Crystal
Note: This output must not be used to drive any external circuitry
other than the crystal circuit.
The system can reset the chip by driving this input low. The minimum
active low pulse is 1 µs after all power supply voltages are at nominal
levels.
Buffer
Symbol 36 QFN Description
Type
Low = Self/local power source is NOT available (i.e., hub gets all power
from Upstream USB VBus).
NON_REM[1:0] = ‘00’, All ports are removable, and the SUSP_IND sig-
nal is active high,
CRFILT 14 This pin must have a 1.0 µF ±20% (ESR <0.1 Ω) capacitor to VSS.
Buffer
Symbol 36 QFN Description
Type
VSS VSS
NC 20 Not connected
21
Buffer Description
I Input
O12 Output 12 mA
I/OSD12 Open drain with Schmitt trigger 12 mA sink. Meets I2C-Bus specification version 2.1
requirements
I-R RBIAS
Internal
Reg Addr Register Name
Default ROM
Internal
Reg Addr Register Name
Default ROM
Bit
Bit Name Description
Number
7:0 VID_LSB Least Significant Byte of the Vendor ID: This is a 16-bit value that uniquely
identifies the Vendor of the user device (assigned by USB-Interface Forum).
This field is set by the OEM using either the SMBus or EEPROM interface
options.
Bit
Bit Name Description
Number
7:0 VID_MSB Most Significant Byte of the Vendor ID: This is a 16-bit value that uniquely iden-
tifies the Vendor of the user device (assigned by USB-Interface Forum). This
field is set by the OEM using either the SMBus or EEPROM interface options.
Bit
Bit Name Description
Number
7:0 PID_LSB Least Significant Byte of the Product ID: This is a 16-bit value that the Vendor
can assign that uniquely identifies this particular product (assigned by OEM).
This field is set by the OEM using either the SMBus or EEPROM interface
options.
Bit
Bit Name Description
Number
7:0 PID_MSB Most Significant Byte of the Product ID: This is a 16-bit value that the Vendor
can assign that uniquely identifies this particular product (assigned by OEM).
This field is set by the OEM using either the SMBus or EEPROM interface
options.
Bit
Bit Name Description
Number
7:0 DID_LSB Least Significant Byte of the Device ID: This is a 16-bit device release number
in BCD format (assigned by OEM). This field is set by the OEM using either
the SMBus or EEPROM interface options.
Bit
Bit Name Description
Number
7:0 DID_MSB Most Significant Byte of the Device ID: This is a 16-bit device release number
in BCD format (assigned by OEM). This field is set by the OEM using either
the SMBus or EEPROM interface options.
Bit
Bit Name Description
Number
The hub is either self-powered (draws less than 2 mA of upstream bus power)
or bus-powered (limited to a 100 mA maximum of upstream power prior to
being configured by the host controller).
This field is set by the OEM using either the SMBus or EEPROM interface
options.
See description of the DYNAMIC bit (reg 07h, bit 7) for the self-/bus-power
functionality when dynamic power switching is enabled.
6 Reserved Reserved
‘0’ = Hi-/Full-Speed
‘1’ = Full-Speed-Only (Hi-Speed is disabled!)
4 MTT_ENABLE Multi-TT enable: Enables one Transaction Translator per port operation.
Bit
Bit Name Description
Number
3 EOP_DISABLE EOP Disable: Disables EOP generation of EOF1 when in Full-Speed mode.
During FS operation only, this permits the hub to send EOP if no downstream
traffic is detected at EOF1. See Section 11.3.1 of the USB 2.0 Specification for
additional details. Note: generation of an EOP at the EOF1 point may prevent
a host controller (operating in FS mode) from placing the USB bus in suspend.
2:1 CURRENT_SNS Over-current Sense: Selects current sensing on a port-by-port basis, all ports
ganged, or none (only for bus-powered hubs). The ability to support current
sensing on a port or ganged basis is hardware implementation dependent.
0 PORT_PWR Port Power Switching: Enables power switching on all ports simultaneously
(ganged), or port power is individually switched on and off on a port-by-port
basis (individual). The ability to support power enabling on a port or ganged
basis is hardware implementation dependent.
Bit
Bit Name Description
Number
7 DYNAMIC Dynamic Power Switching Enable: Controls the ability of the hub to automati-
cally change from self-powered operation to bus-powered operation if the local
power source is removed or is unavailable (and from bus-powered to self-pow-
ered if the local power source is restored). {Note: If the local power source is
available, the hub will always switch to self-powered operation.}
When dynamic power switching is enabled, the hub detects the availability of a
local power source by monitoring the external LOCAL_PWR pin. If the hub
detects a change in power source availability, the hub immediately discon-
nects and removes power from all downstream devices and disconnects the
upstream port. The hub will then re-attach to the upstream port as either a bus-
powered hub (if local-power is unavailable) or a self-powered hub (if local
power is available).
6 Reserved Reserved
Bit
Bit Name Description
Number
‘00’ = 0.1 ms
‘01’ = 4.0 ms
‘10’ = 8.0 ms
‘11’ = 16.0 ms
3 COMPOUND Compound Device: Allows the OEM to indicate that the hub is part of a com-
pound device (see the USB Specification for definition) . The applicable port(s)
must also be defined as having a "non-removable device".
Note: When configured via strapping options, declaring a port as non-
removable automatically causes the hub controller to report that it
is part of a compound device.
‘0’ = No
‘1’ = Yes, the hub is part of a compound device
Bit
Bit Name Description
Number
3 PRTMAP_EN Port Re-mapping Enable: Selects the method used by the hub to assign port
numbers and disable ports.
Bit
Bit Name Description
Number
Informs the host if one of the active ports has a permanent device that is unde-
tachable from the hub. (Note: The device must provide its own descriptor
data.)
When using the internal default option, the NON_REM[1:0] pins will designate
the appropriate ports as being non-removable.
Bit 7 = Reserved
Bit 6 = Reserved
Bit 5 = Reserved
Bit 4 = Reserved
Bit 3 = Controls physical port 3
Bit 2 = Controls physical port 2
Bit 1 = Controls physical port 1
Bit 0 = Reserved
Bit
Bit Name Description
Number
Bit 7 = Reserved
Bit 6 = Reserved
Bit 5 = Reserved
Bit 4 = Reserved
Bit 3 = Controls physical port 3
Bit 2 = Controls physical port 2
Bit 1 = Controls physical port 1
Bit 0 = Reserved
Bit
Bit Name Description
Number
Bit 7 = Reserved
Bit 6 = Reserved
Bit 5 = Reserved
Bit 4 = Reserved
Bit 3 = Controls physical port 3
Bit 2 = Controls physical port 2
Bit 1 = Controls physical port 1
Bit 0 = Reserved
Bit
Bit Name Description
Number
7:0 MAX_PWR_SP Max Power Self_Powered: Value in 2 mA increments that the hub consumes
from an upstream port (VBUS) when operating as a self-powered hub. This
value includes the hub silicon along with the combined power consumption
(from VBUS) of all associated circuitry on the board. This value also includes
the power consumption of a permanently attached peripheral if the hub is con-
figured as a compound device, and the embedded peripheral reports 0 mA in
its descriptors.
Note: The USB 2.0 Specification does not permit this value to exceed
100 mA.
Bit
Bit Name Description
Number
7:0 MAX_PWR_BP Max Power Bus_Powered: Value in 2 mA increments that the hub consumes
from an upstream port (VBUS) when operating as a bus-powered hub. This
value includes the hub silicon along with the combined power consumption
(from VBUS) of all associated circuitry on the board. This value also includes
the power consumption of a permanently attached peripheral if the hub is con-
figured as a compound device, and the embedded peripheral reports 0 mA in
its descriptors.
7.2.1.15 Register 0Eh: Hub Controller Max Current for Self-Powered Operation
Bit
Bit Name Description
Number
7:0 HC_MAX_C_SP Hub Controller Max Current Self-Powered: Value in 2 mA increments that the
hub consumes from an upstream port (VBUS) when operating as a self-pow-
ered hub. This value includes the hub silicon along with the combined power
consumption (from VBUS) of all associated circuitry on the board. This value
does NOT include the power consumption of a permanently attached periph-
eral if the hub is configured as a compound device.
Note: The USB 2.0 Specification does not permit this value to exceed
100 mA.
7.2.1.16 Register 0Fh: Hub Controller Max Current for Bus-Powered Operation
Bit
Bit Name Description
Number
7:0 HC_MAX_C_BP Hub Controller Max Current Bus-Powered: Value in 2 mA increments that the
hub consumes from an upstream port (VBUS) when operating as a bus-pow-
ered hub. This value will include the hub silicon along with the combined
power consumption (from VBUS) of all associated circuitry on the board. This
value will NOT include the power consumption of a permanently attached
peripheral if the hub is configured as a compound device.
A value of 50 (decimal) would indicate 100 mA, which is the default value.
Bit
Bit Name Description
Number
7:0 POWER_ON_TIME Power-On Time: The length of time that it takes (in 2 ms intervals) from the
time the host initiated power-on sequence begins on a port until power is sta-
ble on that port.
Bit
Bit Name Description
Number
Bit
Bit Name Description
Number
Bit
Bit Name Description
Number
Bit
Bit Name Description
Number
Bit
Bit Name Description
Number
Bit
Bit Name Description
Number
7:0 MFR_STR Manufacturer String, UNICODE UTF-16LE per USB 2.0 Specification
Bit
Bit Name Description
Number
7:0 PRD_STR Product String, UNICODE UTF-16LE per USB 2.0 Specification
Bit
Bit Name Description
Number
7:0 SER_STR Serial String, UNICODE UTF16LE per USB 2.0 Specification
Bit
Bit Name Description
Number
1:0 BOOST_IOUT USB electrical signaling drive strength Boost Bit for Upstream Port.
Bit
Bit Name Description
Number
5:4 BOOST_IOUT_3 USB electrical signaling drive strength Boost Bit for Downstream Port ‘3’.
3:2 BOOST_IOUT_2 USB electrical signaling drive strength Boost Bit for Downstream Port ‘2’.
Bit
Bit Name Description
Number
1:0 BOOST_IOUT_1 USB electrical signaling drive strength Boost Bit for Downstream Port ‘1’.
Bit
Bit Name Description
Number
7:0 PRTSP PortSwap: Swaps the upstream and downstream USB DP and DM Pins for
ease of board routing to devices and connectors.
Bit 7 = Reserved
Bit 6 = Reserved
Bit 5 = Reserved
Bit 4 = Reserved
Bit 3 = ‘1’; Port 3 DP/DM is swapped.
Bit 2 = ‘1’; Port 2 DP/DM is swapped.
Bit 1 = ‘1’; Port 1 DP/DM is swapped.
Bit 0 = ‘1’; Upstream Port DP/DM is swapped.
Bit
Bit Name Description
Number
When a hub is enumerated by a USB host controller, the hub is only permitted
to report how many ports it has; the hub is not permitted to select a numerical
range or assignment. The host controller will number the downstream ports of
the hub starting with the number '1' up to the number of ports that the hub rec-
ognizes.
The host's port number is referred to as "logical port number" and the physical
port on the hub is the “physical port number". When the remapping mode is
enabled (see PRTMAP_EN in Register 08h: Configuration Data Byte 3) the
hub's downstream port numbers can be remapped to different logical port
numbers (assigned by the host).
Note: The OEM must ensure that contiguous logical port numbers are
used, starting from #1 up to the maximum number of enabled ports;
this ensures that the hub's ports are numbered in accordance with
the way a host will communicate with the ports.
Bit
Bit Name Description
Number
When a hub is enumerated by a USB host controller, the hub is only permitted
to report how many ports it has; the hub is not permitted to select a numerical
range or assignment. The host controller will number the downstream ports of
the hub starting with the number '1’ up to the number of ports that the hub rec-
ognizes.
The host's port number is referred to as "logical port number" and the physical
port on the hub is the “physical port number". When remapping mode is
enabled (see PRTMAP_EN in Register 08h: Configuration Data Byte 3) the
hub's downstream port numbers can be remapped to different logical port
numbers (assigned by the host).
Note: The OEM must ensure that contiguous logical port numbers are
used, starting from #1 up to the maximum number of enabled ports;
this ensures that the hub's ports are numbered in accordance with
the way a host will communicate with the ports.
Bit
Bit Name Description
Number
1 RESET Reset the SMBus Interface and internal memory back to RESET_N assertion
default settings.
Note: Extensions to the I2C Specification are not supported. The hub acts as the master and generates the serial
clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts
as the receiver), and generates the START and STOP conditions.
1 7 1 1 8 1
S Slave Address Wr A Register Address A ...
8 1 8 1 8 1 8 1 1
Byte Count = N A Data byte 1 A Data byte 2 A Data byte N A P
Block Write
1 7 1 1 8 1 1 7 1 1
S Slave Address Wr A Register Address A S Slave Address Rd A
...
8 1 8 1 8 1 8 1 1
Byte Count = N A Data byte 1 A Data byte 2 A Data byte N A P
Block Read
SDA
AB_DATA
tBUF tLOW
tR tF tHD;STA
SCL
AB_CLK
tHD;STA
tHD;DAT tHIGH tSU;DAT tSU;STA tSU;STO
7.5 Reset
There are two different resets that the hub experiences. One is a hardware reset via the external RESET_N pin and the
second is via the USB Bus Reset.
t1 t5 t6 t7 t8
t2
t3
RESET_N
VSS
t4
Strap Pins
Don’t Care Valid Don’t Care Driven by Hub if strap is an output.
VSS
t1 RESET_N Asserted 1 - - µs
Note 1: In bus-powered mode, the hub and its associated circuitry must not consume more than 100 mA from the
upstream USB power source during t1+t5.
2: All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters prior
to (or coincident with) the assertion of RESET_N.
Start
Hardware Read EEPROM Attach
Read Strap USB Reset completion
reset + USB Idle
Options recovery request
asserted Set Options Upstream
response
t4
t1 t2 t3 t5 t6 t7
RESET_N
VSS
t1 RESET_N Asserted 1 - - µs
Note 1: When in bus-powered mode, the hub and its associated circuitry must not consume more than 100 mA from
the upstream USB power source during t4+t5+t6+t7.
2: All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters, prior
to (or coincident with) the assertion of RESET_N.
Start
Hardware Attach
Reset SMBus Code Hub PHY USB Reset completion
reset USB Idle
Negation Load Stabilization recovery request
asserted Upstream
response
t1 t2 t3 t4 t5 t6 t7
RESET_N
VSS
t1 RESET_N Asserted 1 - - µs
t4 Hub Configuration and USB Attach (see Note 1 and 2:) - - 100 ms
Note 1: For bus-powered configurations the maximum time is 99.5 ms, and the hub and its associated circuitry must
not consume more than 100 mA from the upstream USB power source during t2+t3+t4+t5+t6+t7. For Self-
Powered configurations, t3 MAX is not applicable and the time to load the configuration is determined by
the external SMBus host.
2: All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters, prior
to (or coincident with) the assertion of RESET_N.
Note 1: Stresses above the specified parameters could cause permanent damage to the device. This is a stress rat-
ing only and functional operation of the device at any condition above those indicated in the operation sec-
tions of this specification is not implied.
2: When powering this device from laboratory or system power supplies, it is important that the Absolute Max-
imum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on
their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line
may appear on the DC output. When this possibility exists, it is suggested to use a clamp circuit.
3.3 V supply rise time tRT - 400 µs (See Figure 8-1, "Supply Rise
Time Models")
(See Note 2)
Voltage on any I/O pin - -0.3 3.6 V If any 3.3 V supply voltage drops
below 3.0 V, then the MAX
becomes:
(3.3 V supply voltage) + 0.5 V
Voltage
tRT
VDD33 3.3 V 100%
90%
10%
VSS
Thermal Resistance JA 39 °C/W Measured from the die to the ambient air.
Note: Thermal parameters are measured or estimated for devices with the exposed pad soldered to thermal vias
in a multilayer 2S2P PCB per JESD51.
IPU Buffer Float Voltage VIPUF 2.0 V Voltage at the IPU pin when
floated. (Note 3)
IO-U - - - - - -
(Note 2)
USB82513
Supply Current
Unconfigured
Limits
Clock Input Capacitance CXTAL - - 2 pF All pins except USB pins (and pins under
test tied to AC ground)
9.1 Oscillator/Clock
Crystal: Parallel Resonant, Fundamental Mode, 24 MHz 350 ppm.
External Clock: 50% Duty cycle 10%, 24 MHz 350 ppm, Jitter < 100 ps rms.
XTAL1
(C S 1 =
C B + C XTAL )
C1
C ry s ta l CL 1M eg
C2
XTAL2
(C S 2 =
C B + C XTAL )
USB82513Ax
lllryyww
tttttttttttt
cc e 3
PIN 1
Legend: x Kind of package (refer to Product Identification System)
lll Lot Sequence Code
r Chip Revision Number
yy last two digits of Assembly Year
ww Assembly Work Week
tttttttttttt Tracking Number (up to 12 characters)
cc Country of Original Abbreviation (Optional - up to 2 characters)
Note: In the event the full Microchip part number cannot be marked on one line, it will be
carried over to the next line, thus limiting the number of available characters for
customer-specific information.
* Standard device marking consists of Microchip part number, year code, week code and traceability
code. For device marking beyond this, certain price adders apply. Please check with your Microchip
Sales Office. For QTP devices, any special marking adders are included in QTP price.
Note: For the most current package drawings, see the Microchip Packaging Specification at:
http://www.microchip.com/packaging.
FIGURE 10-1: 36-PIN QFN, 6X6 mm2 BODY, 0.5 mm PITCH (DIMPLE PACKAGE)
DS60001233C-page 47
USB82513
USB82513
APPENDIX A: DATA SHEET REVISION HISTORY
Chapter 6.0, Pin Table 6-1: not connected pins added (NC) at the
Descriptions bottom of the table.
Chapter 10.0, Package Normal QFN package (no dimple) corrected (56
Information pins -> 36 pins).
Chapter 10.0, Package New version includes two packages (dimple and
Information non-dimple package)
Section 8.1, "Maximum Row 3.3 V supply voltage: Min value added: -0.5 V
Guaranteed Ratings"
Rev. 1.0 Section 8.4, "DC Electrical VIPUF (IPU Buffer Float Voltage) added in Table 8-
(11-21-11) Characteristics" 3.
Rev. 1.0 Chapter 3.0, Pin Topmark information added in Figure 3-1. Package
(11-09-11) Configuration designators described.
Section 8.1, "Maximum Max value corrected for ‘voltage on any I/O pin’:
Guaranteed Ratings" 5.5 -> VDD33 + 0.3
Section 8.2, "Operating Max value corrected for ‘voltage on any I/O pin’:
Conditions" 3.6 V
Max value corrected for XTAL1 and XTAL2: 2.0V
Rev. 1.0 Section 8.2, "Operating In the table: Added Note 8.4 under Note 8.3.
(07-19-11) Conditions" Added reference to Note 8.4 in the comments
column for 3.3 V rise time parameter.
Rev. 1.0 Chapter 8.0, DC Parameters Guaranted value for 3.3 V supply voltage changed
(03-17-11) from 4.6 V to 4.0 V.
CUSTOMER SUPPORT
Users of Microchip products can receive assistance through several channels:
• Distributor or Representative
• Local Sales Office
• Field Application Engineer (FAE)
• Technical Support
Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales
offices are also available to help customers. A listing of sales offices and locations is included in the back of this docu-
ment.
Technical support is available through the web site at: http://microchip.com/support
(1) (2)
PART NO. [X] X [X] - X - Vxx Examples:
a) USB82513AMR-A-V02
Device Temperature Package Tape and Reel Pattern Designator
-40C to + 85°C,
Range Option QFN (36-pin),
Tape & Reel,
A,
Device: USB82513 V02
b) USB82513AF-B-V05
-40°C to + 85°C,
Temperature A = -40C to +85C QFN dimple package (36-pin),
Range: Tray,
B,
V05
Package: M = QFN (36-pin)
F = QFN Dimple Package (36-pin)
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device applications and the like is provided only for your convenience and may be
superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO
REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE,
MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of
Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implic-
itly or otherwise, under any Microchip intellectual property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory,
CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus,
maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer,
QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of
Microchip Technology Incorporated in the U.S.A. and other countries.
ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch,
Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo,
CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching,
DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi,
MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation,
PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O,
SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock,
Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in
other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2010-2017, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-1117-8
CERTIFIED BY DNV
and India. The Company’s quality system processes and procedures
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
== ISO/TS 16949 == analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.