0% found this document useful (0 votes)
326 views6 pages

2 CH

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
0% found this document useful (0 votes)
326 views6 pages

2 CH

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
You are on page 1/ 6
KHARAT ACADEMY Subject - Digital Techniques (DTE - 22320) (IMP Questions with Answers) Gy Pond eae 1 Scheme - MSBTE Computer & Electronics Engineering Group (CO/CM/CW/DE/EJ/ET/EN/EX/EQ/IE/1S/IC/MU) (Weightage - 12 Marks) 1. Draw the circuit diagram for AND and OR gates using diodes, Answer: 2. Define fan-in and fan-out of a gate. Answer; Fan-in: Fan-in is a term that defines the maximum number of digital inputs that a single logic gate can accept. Most transistor-transistor logic ( TTL ) gates have one or two inputs, although some have more than two. A typical logic gate has a fan-in of 1 or Fan-out: Fan-out is a term that defines the maximum number of digital inputs that the output of a single logic gate can feed. Most transistor-transistor logic (TTL ) gates can feed up to 10 other digital gates Digital Techniques 3. Draw the logical symbol of EX-OR and EX-NOR gate. OR Draw symbol, Truth table and logic equation of Ex-OR gate. Answer: EX-OR GATE:- Truth Table of EX-OR: 4, Draw the symbol, truth table and logic expression of any one universal logic gate. Write reason why it is called universal gate. Answer: Universal Gates: NAND and NOR Gate - t>- {>> KHARAT ACADEMY Truth Table — Logic Expression - NAND Gate => Y=A.B NOR Gate => Y = (A+ B) 5. Compare TTL and CMOS logic families on the basis of following: (i) Propagation delay (ii) Power Dissipation (iii) Fan-out (iv) Basic gate OR Compare TTL, CMOS and ECL logic family on the following points. (6 Marks) (i) Basic Gates (ii) Propagation delay (iii) Fan out (iv) Power Dissipation (v) Noise immunity (vi) Speed power product Answer: eTocs fate) 3 NOR/NAND OR/NOR. Pert y 70-105 2 i Pers 50 25 Prom esis) 1.0imw 40-SSmW Noise Immunity . 5V 0.25V Speed Power Product BU} 0.7 100 KHARAT ACADEMY 6, State De Morgan’s theorem and prove any one. Answer: A.B=A+B It states that compliment of product is equal to sum of their compliments. 1 [2 3 4 5 6 A |B AB A B A+B 0 [0 1 1 1 1 0 [a 1 1 0 1 1 |o 1 0 1 1 1 [1 0 0 0 0 Column 03 = Column 06 ie. AB=A+B Hence proved. 2yVA+B=A.B It stats that complement of sum is equal to product of their compliments. [a [2 3 4 5 6 A B A+B A B A-B ) ) 1 1 1 1 [0 [a [Oo [1 [Oo 0 1 0 0 0 1 0 1 1 0 0 0 0 Column 03 = Column 06 ie A+B=A.B Hence proved. 7. Explain the flowing characteristics w.r.t logic families: (i) Noise margin (ii) Power dissipation (iii) Figure of merit (iv) Speed of operation Answer; tolerate at its input for both logic 1 and logic0. ii) Power Dissipation: It is the amount of power dissipated in an IC. dissipated by the gate. iv) Speed of Operation: Speed of a logic circuit is determined by the time between the application of input and change in the output of the circuit. i) Noise margin — Noise margin indicates the amount to noise voltage circuit can iii) Figure of Merit: It is defined as the product of propagation delay and power KHARAT ACADEMY 8. Design basic logic gates using NAND and NOR gate. (6 Marks) OR Realize the basic logic gates, NOT, OR and AND gates using NOR gates only. (4 Marks) OR Realize the basic logic gates, NOT, OR and AND gates using NAND gates only. (4 Marks) Answer: AND gate using NAND . : DA mene AND gate using NAND OR gate using NAND NOT gate using NAND A.A=A +—fo— + OR gate using NOR gate: Expression for OR gateis Y= A+B =A+B | i ‘AND gate using NOR gate: Expression for AND gate is Y = A + B = A.B = a8 (Applying De Morgan"s theorem) . Realize the basic logic gates, NOT, OR and AND gates using NOR gates only. (4 Marks-W18) . Realize given boolean expression using basic gates and simplify same. Y = AB+BC(B + C) . Simplify the following and realize it = A + ABC + ABC + ABC + AB (4 Marks-S19) . Simplify the following Boolean Expressionand Implement using logic gate. ABCD + ABCD + ABCD + ABCD (4 Marks-W19) . Convert the following expression into standard SOP form. Y =AB+AC+ BC is

You might also like