Scribd
Upload
43 views9 pages

Digital Electronics Lab Guide

This document is a lab report from Ma Sann La Pyae Mon, a student with roll number II. Tele-11 at Yangon Technological University. The report details simulations performed in Multisim to analyze the logic operations of inverters, AND, OR, NAND, NOR, XOR, XNOR gates. This includes input/output waveform timing diagrams and truth tables. The final simulation used a 3-input AND gate with input waveforms cycling through binary numbers 0 to 9 generated using Multisim's word generator in up counter mode.

Uploaded by

Kyal Sin
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
43 views9 pages

Digital Electronics Lab Guide

This document is a lab report from Ma Sann La Pyae Mon, a student with roll number II. Tele-11 at Yangon Technological University. The report details simulations performed in Multisim to analyze the logic operations of inverters, AND, OR, NAND, NOR, XOR, XNOR gates. This includes input/output waveform timing diagrams and truth tables. The final simulation used a 3-input AND gate with input waveforms cycling through binary numbers 0 to 9 generated using Multisim's word generator in up counter mode.

Uploaded by

Kyal Sin
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 9

Yangon Technological University

Department of Electronic Engineering

2023-24 Academic Year

First Semester

EcE-21021 Lab Report: Experiment No. I


(Simulation the Logic
Digital Electronics Operation with Multisim)

Student Name: Ma Sann La Pyae Mon

Roll No.: II. Tele-11

Date: 20.7.23

SLPA pg. 1
1. Simulate the input and output waveform timing diagram of inverter operation and
LED indicator output with related truth table in Multisim.

SLPA pg. 2
2. Simulate the input and output waveform timing diagram of AND operation and LED
indicator output with related truth table in Multisim.

SLPA pg. 3
3. Simulate the input and output waveform timing diagram of OR operation and LED
indicator output with related truth table in Multisim.

SLPA pg. 4
4. Simulate the input and output waveform timing diagram of NAND operation and
LED indicator output with related truth table in Multisim.

SLPA pg. 5
5. Simulate the input and output waveform timing diagram of NOR operation and LED
indicator output with related truth table in Multisim.

SLPA pg. 6
6. Simulate the input and output waveform timing diagram of Exclusive-OR operation
and LED indicator output with related truth table in Multisim.

SLPA pg. 7
7. Simulate the input and output waveform timing diagram of Exclusive-NOR operation
and LED indicator output with related truth table in Multisim.

SLPA pg. 8
8. Use Multisim to simulate a 3-input AND gate with input waveforms that cycle
through binary numbers 0 through 9.
Use the Multisim word generator in the up counter mode to provide the combination
of waveforms representing the binary sequence.

SLPA pg. 9

You might also like