Scribd
Upload
167 views5 pages

DRAM and SRAM Circuit Schematic

The document appears to be about static random access memory (SRAM) and dynamic random access memory (DRAM). It includes schematics of SRAM and DRAM cells. It discusses transistor sizes, logical effort, and timing parameters like rise/fall times and propagation delays for SRAM and DRAM cells. Minimum sizes are given for transistors in the SRAM inverter and pass gate. Timing calculations are shown for the SRAM cell including rise times using resistance and capacitance values.

Uploaded by

Chetan Poorna
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
167 views5 pages

DRAM and SRAM Circuit Schematic

The document appears to be about static random access memory (SRAM) and dynamic random access memory (DRAM). It includes schematics of SRAM and DRAM cells. It discusses transistor sizes, logical effort, and timing parameters like rise/fall times and propagation delays for SRAM and DRAM cells. Minimum sizes are given for transistors in the SRAM inverter and pass gate. Timing calculations are shown for the SRAM cell including rise times using resistance and capacitance values.

Uploaded by

Chetan Poorna
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

E Sem Splue).

mmpdia Oy afte the Ster


3.3v
pPuED

-3V Vps = - 3 . 3 v
PMOS Vns
Vns -
VT, P = 2V
Vps
3:3v 1pF
Sat unatt n
w2
NMOS Vns 0.3 V< VT
3V
Cut ef
2
TL,ps.P o ) (Yos,p-V,e
/14 x1o9 A/v* \(-3ov -1V)
-

DRAM Check e p l a o t i on a
Figune he
L, L , and

Cay f half abi er 0b


Full a09e Coso a b t Ci (a;4b)

Domn o bi
Ci ad
b-d

ent end e to nNoRn toc


The fwe SRAM CUN Cmoss Couple nven terns
mpl taic mem0
Tult Chek h ¬Pbnatton
ynn he une n) COTTes Ppooin

t n Sistor

A
S c h e m a t i c

fAocD

(t WN ( NMOS n Sen, So, x


So ich
Mimimuum nveten
Wp 7 DenSt Cose Same a

PaTal l ne PMDS n

meon tt wn 9et a ati rom


VDD to 0fP
Mi01um nventen

a (L4n Ap3 5

(i) VoH VoL OV

5 V
F A6D+C
(AetC)
Dunaml

CLK4 3/1

D-E 4/4
SoeoneC
4/4
NSume
lnioim um Size
duen
Verte r a Pes
Table
CUK /1

311

A
PAeu90 NmoS

Static one postefeedbatk) ody namt dae


oecange & evalnar

trans Paaent du)


Pos hve
Phee
hen CLK
i) tn ( ) Re =2:2 RC

RpMOS
LPCon(-aD-V, )
5v
2
0o A/v
po (-5v-ovgv)
1899 6
tn2-2 (1-89ka) (sf F)
103-8PS L0 PS

tnf 104 PS (Smce teoanSistr Gne m0b 1it7 ect e

Logical effort G=
Ve rte
T
NOR NAND

20

elec koncal effoot 20


d0

bapnChn eftost 1
Path efoot 2

B Eron eous ty mepeatoe

(Last queste

You might also like