Scribd
Upload
63 views1 page

Session 2019-20 (Even Semester) EC 562 Digital Design and Modeling With VHDL Assignment No. - 1

The document is an assignment for the course EC 562 Digital Design and Modeling with VHDL for the Even Semester of 2019-20. It includes five questions covering VHDL data types, the difference between signals and variables, the design of a 3:8 decoder and its use in a 5:32 decoder, looping constructs in VHDL, and architectures for an 8:3 priority encoder. Instructions for submission require handwritten answers to be photographed, converted to PDF, and uploaded by June 21, 2020.

Uploaded by

alvin augustine
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
63 views1 page

Session 2019-20 (Even Semester) EC 562 Digital Design and Modeling With VHDL Assignment No. - 1

The document is an assignment for the course EC 562 Digital Design and Modeling with VHDL for the Even Semester of 2019-20. It includes five questions covering VHDL data types, the difference between signals and variables, the design of a 3:8 decoder and its use in a 5:32 decoder, looping constructs in VHDL, and architectures for an 8:3 priority encoder. Instructions for submission require handwritten answers to be photographed, converted to PDF, and uploaded by June 21, 2020.

Uploaded by

alvin augustine
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Session 2019-20 (Even Semester)

EC 562 Digital Design and Modeling with VHDL


ASSIGNMENT NO. – 1
Date of Release: June 15, 2020
Date of Final submission: June 21, 2020

Q.1 Explain with examples different data types available in VHDL.


Q.2 What is difference between signal and variable? Explain their usage with an appropriate
example.
Q.3 Draw schematic diagram and write a structural code for 3:8 decoder. How will you use it
as a component and design a 5:32 decoder?
Q.4 Explain various looping constructs available in VHDL with suitable examples.
Q.5 Write three different architectures for a single entity of 8:3 priority encoder. Explain use
of configuration construct under such a scenario.

Instruction to Submit Assignment:


1. You must answer all questions with legitimate hand writing.
2. Take a photograph of self-written solution sheets.
3. Convert the file in PDF format and upload your solution.

You might also like