Workshop Week 9.
For a direct-mapped cache design with a 64-bit address, the following bits of the address are
used to access the cache.
● What is the cache block size (in words)?
● How many blocks does the cache have?
● What is the ratio between total bits required for such a cache implementation over the
data storage bits?
Beginning from power on, the following byte-addressed cache references are recorded.
● For each reference, list (1) its tag, index, and offset, (2) whether it is a hit or a miss, and
(3) which bytes were replaced (if any).
● What is the hit ratio?
● List the final state of the cache, with each valid entry represented as a record of <index,
tag, data>. For example,
<0, 3, Mem[0xC00]-Mem[0xC1F]>