AN14705

EZ-USB AT2LP Hardware Design Review Guide

Author: Rich Peng
Associated Project: No
Associated Part Family: CY7C68300C, CY7C68320C
Software Version: NA
Related Application Notes: None
To get the latest version of this application note, or the associated project file, please visit
[Link]
AN14705 looks at each design component and guides designers as they review their AT2LPTM schematic during the
design stage.

Introduction
The information in this application note is organized to
help customers review and resolve AT2LP hardware
design issues, and reduce the time required to fix
problems. This document covers most of the known
hardware issues and their fixes. The schematic used in
this document is the CY4615B reference schematic; it is
divided into several functional examples that apply to each
hardware component. Each part is described in detail. If
used, this application note can help a designer filter most
of their critical issues.

For the self-power design, use the external power to

supply power to the IDE drive and AT2LP chip. The power
can be separated into 12 V and 5 V. If there are slim type
drives or small HDDs, then you must provide 5 V to those
drives. Ensure the supplied power and VBUS are
separated to avoid any power conflicts.
Use a regulator that can convert the 5 V to 3.3 V. Different
regulators have different application circuits so be sure to
follow the suggestions, provided with the regulator, in your
design. Most importantly, ensure that the 5 V input can
produce a 3.3 V output.
Install a test point on the 3.3 V line, to help troubleshoot if
you need to debug your design.

Power Component
Figure 1. AT2LP Power System Design

USB Connector
Figure 2. AT2LP USB Connector Designs

Figure 1 describes the AT2LP power system configuration.

[Link]

The VBUS pin is connected to the BUS_PWR_VALID

through resistor R11. This signal indicates the AT2LP to
start working. Add a 62 K resistor to ground in order to
bleed VBUS when it is disconnected (see Figure 2).

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

Connect the D+ / D- directly to the AT2LP chip, do not use

resistors and capacitors. Because the AT2LP functions at
high speed (480 MHz), impedance affects signal quality.
To add a common choke for the EMS issue then its
specifications must be evaluated carefully. The selections
must pass both signal quality and EMS testing. The most
important thing is to match the impedance requirement of
the USB2.0 specification, which is 45 ohms single ended.

VCC_3.3 V Circuit
Figure 4. AT2LP VCC 3.3 V Design

The only parts that may be connected to the D+ / D- bus of

AT2LP USB connector are the H-S choke for EMI testing
and H-S bead for ESD testing.

EEPROM Part
Figure 3. AT2LP EEPROM Design

Add a 2.2 F~4.7 F electrolytic capacitor at the AVCC pin

and a 0.1 F capacitor to filter the analog power noise.
Add a bypass capacitor on each pin that has 3.3 V. Place
the bypass capacitors as close to the chip as possible.

Reset Circuit
Figure 5. AT2LP Reset Circuit Design

Use I2C interface compatible EEPROMs such as 24LC02

part. 256 bytes are required to store the configuration
data, V/PID, unique serial number, and strings.
Address is 010 is used for the AT2LP to communicate
with the small EEPROM.
Connect the write protect pin to the ATA_Reset# pin to
avoid corrupting the EEPROM contents when the device
powers on or off. When the device powers on, the WP pin
is pulled high by ATA_Reset, ensuring that the EEPROM
cannot be written. The AT2LP programming utility pulls
this pin low, while the EEPROM is being programmed.
Connect the external pull up resistors to SCL and SDA to
avoid initialization/enumeration problems.

[Link]

This chip has an active low RESET signal. Apply a low

signal for 1.9 ms so that the chip senses the reset. To
implement this, use an RC network with a 10 ms time
constant.
For bus powered designs, do not use the RC reset circuit
because of the potential for VBUS voltage droop, which
may result in a startup time that exceeds the USB limit.
Adding a diode helps to avoid potential voltage feedback.

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

SYSIRQ Pin

Crystal Part
Figure 6. AT2LP Crystal Design

Figure 8. T2LP SYSIRQ Pin Designs

Make certain that you use the proper frequency. The

AT2LP requires 24 MHz (100 ppm, 12 pF load capacitor,
500 W, parallel resonant, and fundamental mode).

The SYSIRQ pin on CY7C68320C-100 TQFP provides a

way for systems to request service from the host software
by using the USB interrupt pipe on EP1. Refer to
datasheet EZ-USB AT2LP USB 2.0 to ATA/ATAPI
Bridge for more information.

The AT2LP can also use the 24 MHz square wave (3.3 V,
50/50 duty cycle). Apply it to XTALIN and leave XTALOUT
disconnected.

VBUS_ATA_Enable Pin (ATA_EN Pin in

AT2+ backward compatible mode)

Understanding the GPIO Circuit

Figure 9. AT2LP VBUS_ATA_Enable Pin Design

Figure 7. AT2LP GPIO Design

To use this pins functionality, set the EEPROM address

0x08 bit 4.
If bit 4 of the configuration address 0x08 is 0, the ATA
interface is still driven when the VBUS_ATA_Enable pin is
0. If bit 4 of the configuration address 0x08 is 1, the ATA
interface pins are placed in a Hi-Z state when
VBUS_ATA_Enable is 0.
Ensure the VBUS_ATA_Enable pin is connected.
The maximum number of allowable CY7C68320C100TQFP GPIOs is six; three GPIOs are for use with the
CY7C68320C-56 QFN. The GPIOs may be configured as
input or output pins using the EEPROM. If configured as
outputs, set the default value to either High or Low.
Typically, the GPIO pins are used to make LEDs blink or
implement special features using the software, such as the
one touch backup feature.

[Link]

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

Figure 12. AT2LP ATA Connector Control Signals (2)

Design

ATA Connector
Figure 10. AT2LP ATA Connector Design

Ensure that ATA_IRQ, IORDY, and DMARQ# have an

82 serial resistor. DMARQ# needs a pull down resistor
connected to GND to meet ATA/ATAPI 6 specifications.
Ensure that DMACK#, DIOR#, and DIOW# have a 22
serial resistor to meet the ATA/ATAPI 6 specifications.
Figure 13. AT2LP ATA Connector Data Bus Design
Ensure that DD7 has a pull-down resistor to GND to
achieve the best compatibility with different IDE devices.
The resistor is required for manufacturing mode.
A pull-down resistor is also required to meet ATA/ATAPI 6
specifications.
The DASP# indicates that data transfer is in progress (the
drive is busy). Add an LED to use as an indicator to
visually see the signal status.
Figure 11. ATA Connector Control Signals (1) Design

On the data bus (DD0~DD15), to avoid PCB data transfer

problems make certain that there are 33 serial resistors
on each pin to get an impedance match.

Make certain that a pull up resistor is connected to the

ATA_RESET pin when power is applied so that Reset
executes properly. This pin can be connected to the
EEPROM write protect pin to prevent the EEPROM
contents from being corrupted during the power transient.
To avoid an impedance mismatch, verify that the
remaining IDE device control pins have a 33 serial
resistor for each pin.

[Link]

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

CF Card Type 2 Reader Design

Figure 14. AT2LP CF Card Reader Design

To design a bus power IDE device, start your design with

the CY4615B Micro Drive design as a reference. Use the
IDE mode to control the CF Card Type mass storage
device. Load the 56_bus_MD.iic for the Micro Drive design
and the 56_bus_CF.iic for the CF Card Reader design.
For maximum performance, use the DMARQ#_CF and
DMACK#_CF tied to the DMARQ# and DMACK# directly.
Load the 56_bus_CF_UDMA.iic to get the UDMA support
with the CF Card Reader design.
Be careful with the DRVPWRVLD pin. When this pin is
enabled, using bit 0 of configuration address 0x08
(DRVPWRVLD Enable), the AT2LP informs the host that a
removable device is present. Details of this issue are
available under section DRVPWRVLD in EZ-USB
AT2LP USB 2.0 to ATA/ATAPI Bridge datasheet.
The IIC files are included in CY4615B Reference Design
kit software. They are located at
CY4615B_r1_1\ManufacturingSoftware\Config_files.
This
directory includes different IIC files to match different mass
storage applications that use the AT2LP.

[Link]

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

Observe if there is any odd behavior while using the

CY4615B. In case of no issues, proceed to design a
custom board.

In the event of a failure observed during test, submit a

case to Cypress Support Forums. Provide the
schematic, the mode used with the AT2LP chip
(AT2LP or AT2+ compatible mode), and the name of
the IIC file.

Summary
This application note guides you in checking each design
component. Following guidelines in this application note,
you can eliminate most AT2LP hardware design issues.
The EEPROM configuration affects the hardware design.
Here are some ways to effectively use the information in
this application note.

Use this application note with AT2LP in conjunction

with the AT2LP datasheet.

Additional Resources

Check the availability of AT2LP chip parts to be used

in the design in the Ordering Information table of the
datasheet. The table is revised regularly with active
parts in production status.

Record the IDE control pins behavior when used with

EEPROM configuration data. Use this information to
achieve the correct behavior with your design.

Every time you use the AT2LP design with your

products. Before proceeding to design a custom board
based on AT2LP use CY4615B board from cypress to
test the mass storage device you want to connect.
This allows you to make certain that there are no
compatibility issues.

[Link]

CY4615B Reference Design Kit

ATA/ATAPI-6 Specification
USB Mass storage Bulk-Only-Transport Specification
USB specification version 2.0.

About the Author

Name:

Rich Peng.

Title:

Applications Engr Principal

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

Document History
Document Title: EZ-USB AT2LP Hardware Design Review Guide - AN14705
Document Number: 001-14705
Revision

ECN

Orig. of
Change

Submission
Date

Description of Change

**

1094423

LIP

05/30/2007

New Application Note

*A

3126242

NMMA

01/07/2011

Added Additional Resources.

*B

3278459

NMMA

06/09/2011

Updated Summary (Added Ordering Information table check in the section).

*C

4418238

HBM

06/24/2014

Updated in new template.

Completing Sunset Review.

[Link]

Document No. 001-14705 Rev. *C

EZ-USB AT2LP Hardware Design Review Guide

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturers representatives, and distributors. To find
the office closest to you, visit us at Cypress Locations.

PSoC Solutions

Products
Automotive

[Link]/go/automotive

[Link]/solutions

Clocks & Buffers

[Link]/go/clocks

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Interface

[Link]/go/interface

Lighting & Power Control

[Link]/go/powerpsoc
[Link]/go/plc

Memory

[Link]/go/memory

PSoC

[Link]/go/psoc

Touch Sensing

[Link]/go/touch

USB Controllers

[Link]/go/usb

Wireless/RF

[Link]/go/wireless

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support
[Link]/go/support

EZ-USB is a registered trademark of Cypress Semiconductor Corp. AT2LP is a trademark of Cypress Semiconductor Corp. All other trademarks or
registered trademarks referenced herein are the property of their respective owners.
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone
Fax
Website

: 408-943-2600
: 408-943-4730
: [Link]

Cypress Semiconductor Corporation, 2007-2014. The information contained herein is subject to change without notice. Cypress Semiconductor
Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any
license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or
safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The
inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies
Cypress against all charges.
This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide
patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a
personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative
works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source
Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT
NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the
right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or
use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a
malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress product in a life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.

[Link]

Document No. 001-14705 Rev. *C