Scribd
Upload
105 views2 pages

Curriculum Vitae

CURRICULUM VITAE ARURU SAI Kumar aims to be a professional engineer with creativity and hard work. To work under a challenging and professional environment with exposure to new technologies and advanced trends. Academic record Bachelor of Technology (E.C.E) Secondary School Certificate S.K.C.R High School, Naidupeta Board of Secondary Education Aggregate: 86% Technical skills Languages Simulation Tools : Quartus-II, Modelsim EDA Tools Area

Uploaded by

Justin Pearson
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
105 views2 pages

Curriculum Vitae

CURRICULUM VITAE ARURU SAI Kumar aims to be a professional engineer with creativity and hard work. To work under a challenging and professional environment with exposure to new technologies and advanced trends. Academic record Bachelor of Technology (E.C.E) Secondary School Certificate S.K.C.R High School, Naidupeta Board of Secondary Education Aggregate: 86% Technical skills Languages Simulation Tools : Quartus-II, Modelsim EDA Tools Area

Uploaded by

Justin Pearson
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd

CURRICULUM VITAE

Career Objective
ARURU SAI KUMAR

To be a professional engineer with creativity and hard work and to


work under a challenging and professional environment with exposure to
new technologies and advanced trends.
Contact Information:
Academic record
Phone: +91-9159385511
Master of Technology ( VLSI DESIGN ) Pursuing
• Specialization in VLSI Design
• VIT University, Vellore
• CGPA: 8.7 ( Up to first year )
E--mail id: Bachelor of Technology (E.C.E) 2008
saikumar_vits@[Link] • P.B.R V.I.T.S, Kavali
[Link]@[Link]
• J.N.T. University, Hyderabad
• Aggregate: 78.27%
Intermediate (M.P.C) 2004

• Ratnam Jr Collage, Nellore


Permanent Address: • Board of Intermediate Education
• Aggregate: 91.7%
S/o: [Link],
Jeelapatur(V)&(P), Secondary School Certificate 2002
Pellakur(Md),
Nellore (Dist), • S.K.C.R High School, Naidupeta
Andhra Pradesh,
Pin: 524129 • Board of Secondary Education
• Aggregate: 86%

Technical skills

• Languages : C and verilog


• Simulation Tools : Quartus-II , Modelsim
• EDA Tools : Xilinx/Altera FPGA Tools, Cadence Virtuoso
• Area of interest : Digital design
Achievements
Personal Data: • I stood town first in SSC.

• I got second place in paper presentation held at VITS, KAVALI.

Name : [Link] Kumar • I secured 89 percentile in GATE.

Father Name : [Link] B Tech Academic Project


Date of Birth :10-june- Automatic Number Plate Recognition System
1986
This system will automatically generate the number of the Vehicle
Sex : Male and this can be extremely useful for gathering the statistics on road or at
Nationality : Indian check point for custom checking or to recognize the stolen vehicle.

Marital Status : Single


M Tech Mini Project
5MR reconfigurable scheme using verilog

Languages Known to speak It is related to fault tolerant systems and it is one of self purging
and write: redundant systems which can be configured automatically depending on
English
And Telugu faults occurred in the modules which are used to test. It can tolerate up to
three module failures (not simultaneously).Ordinary 5MR can tolerate up to

Hobbies: two module failures only.


1. Playing cricket M Tech Academic Project
2. Watching cricket
3. listening soft music A Robust Digital image watermarking technique based on combined
DCT-DWT transfermation
In recent years, While this is usually considered an
improvement of everyday life, it also makes unauthorized copying and
distributing of multimedia data much easier, therefore presenting a challenge
in the field of copyright protection. Digital watermarking, which is inserting
copyright information into the data, has been proposed to solve the problem.
The imperceptibility is provided as well as higher robustness against
common signal processing attacks.
Declaration

I hereby declare that the information furnished above is true to the best of
My knowledge.

Place:
Date :
(ARURU SAI KUMAR)

You might also like