tm
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
May 2007
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2
DM74ALS174, DM74ALS175
Hex/Quad D-Type Flip-Flops with Clear
Features
Advanced oxide-isolated ion-implanted Schottky
TTL process
Pin and functional compatible with LS family
counterpart
Typical clock frequency maximum is 80MHz
Switching performance guaranteed over full
temperature and V
CC
supply range
General Description
These positive-edge-triggered flip-flops utilize TTL
circuitry to implement D-type flip-flop logic. Both have an
asynchronous clear input, and the quad (DM74ALS175)
version features complementary outputs from each
flip-flop.
Information at the D inputs meeting the setup time
requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse. Clock triggering
occurs at a particular voltage level and is not directly
related to the transition time of the positive-going pulse.
When the clock input is at either the HIGH or LOW level,
the D input signal has no effect at the output.
Ordering Information
Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering number.
Ordering
Code
Package
Number Package Description
DM74ALS174M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS174SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS175SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 2
Connection Diagrams
DM74ALS174
DM74ALS175
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 3
Function Table
H
=
HIGH Level (steady state) L
=
LOW Level (steady state)
X
=
Don't Care
=
Transition from LOW-to-HIGH Level
Q
0
=
the level of Q before the indicated steady-state input conditions were established.
Note:
1. Applies to DM74ALS175 only.
Logic Diagrams
DM74ALS174 DM74ALS175
Inputs Outputs
Clear Clock D Q Q
(1)
L X X L H
H
H H L
H
L L H
H L X Q
0
Q
0
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 4
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Note:
2. The symbol
indicates that the rising edge of the clock is used as reference.
Symbol Parameter Rating
V
CC
Supply Voltage 7V
V
I
Input Voltage 7V
T
A
Operating Free Air Temperature Range 0C to +70C
T
STG
Storage Temperature Range 65C to +150C
JA
Typical Thermal Resistance
N Package
M Package
77.9C/W
107.3C/W
Symbol Parameter Min. Nom. Max. Units
V
CC
Supply Voltage 4.5 5 5.5 V
V
IH
HIGH Level Input Voltage 2 V
V
IL
LOW Level Input Voltage 0.8 V
I
OH
HIGH Level Output Current 0.4 mA
I
OL
LOW Level Output Current 8 mA
t
W
Pulse Width Clock HIGH or LOW 10 ns
Clear LOW 10
t
SETUP
Setup Time
(2)
Data Input 10
ns
Clear, Inactive State 6
t
HOLD
Data Hold Time
(2)
0
ns
f
CLOCK
Clock Frequency 0 50 MHz
T
A
Free Air Operating Temperature 0 70 C
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 5
Electrical Characteristics
Over recommended operating free air temperature range. All typical values are measured at V
CC
=
5V, T
A
=
25C.
Switching Characteristics
Over recommended operating free air temperature range.
Symbol Parameter Conditions Min. Typ. Max. Units
V
IK
Input Clamp Voltage V
CC
=
4.5V, I
IN
=
18 mA 1.5 V
V
OH
HIGH Level Output Voltage I
OH
=
400A, V
CC
=
4.5V to 5.5V V
CC
2 V
CC
1.6 V
V
OL
LOW Level Output Voltage V
CC
=
4.5V, I
OL
=
8mA 0.35 0.5 V
I
I
Input Current at Max. Input
Voltage
V
CC
=
5.5V, V
IN
=
7V 0.1 mA
I
IH
HIGH Level Input Current V
CC
=
5.5V, V
IH
=
2.7V 20 A
I
IL
LOW Level Input Current V
CC
=
5.5V, V
IN
=
0.4V 0.1 mA
I
O
Output Drive Current V
CC
=
5.5V, V
O
=
2.25V 30 112 mA
I
CC
Supply Current V
CC
=
5.5V,
Clock
=
4.5V,
Clear
=
GND,
D Input
=
GND
DM74ALS174 11 19 mA
DM74ALS175 8 14
Symbol Parameter Conditions Min. Max. Units
f
MAX
Maximum Clock Frequency R
L
=
500
,
C
L
=
50pF,
V
CC
=
4.5V to 5.5V
50 MHz
t
PLH
Propagation Delay Time, LOW-to-HIGH Level
Output From Clear (175 Only)
5 18 ns
t
PHL
Propagation Delay Time, HIGH-to-LOW Level
Output From Clear
8 23 ns
t
PLH
Propagation Delay Time, LOW-to-HIGH Level
Output From Clock
3 15 ns
t
PHL
Propagation Delay Time, HIGH-to-LOW Level
Output From Clock
5 17 ns
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 6
Physical Dimensions
Dimensions are in millimeters unless otherwise noted.
Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 7
Physical Dimensions
(Continued)
Dimensions are in millimeters unless otherwise noted.
Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 8
Physical Dimensions
(Continued)
Dimensions are in inches (millimeters) unless otherwise noted.
Figure 3. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E
D
M
7
4
A
L
S
1
7
4
,
D
M
7
4
A
L
S
1
7
5
H
e
x
/
Q
u
a
d
D
-
T
y
p
e
F
l
i
p
-
F
l
o
p
s
w
i
t
h
C
l
e
a
r
1986 Fairchild Semiconductor Corporation www.fairchildsemi.com
DM74ALS174, DM74ALS175 Rev. 1.2 9
Rev. I28
TRADEMARKS
The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and
is not intended to be an exhaustive list of all such trademarks
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF
THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE
UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF
FAIRCHILDS WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE
PRODUCTS.
LIFE SUPPORT POLICY
FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result
in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
ACEx
Build it Now
CorePLUS
CROSSVOLT
CTL
Current Transfer Logic
EcoSPARK
FACT Quiet Series
FACT
FAST
FastvCore
FPS
FRFET
Global Power Resource
SM
Green FPS
Green FPS e-Series
GTO
i-Lo
IntelliMAX
ISOPLANAR
MegaBuck
MICROCOUPLER
MicroPak
Motion-SPM
OPTOLOGIC
OPTOPLANAR
PDP-SPM
Power220
Power247
POWEREDGE
Power-SPM
PowerTrench
Programmable Active Droop
QFET
QS
QT Optoelectronics
Quiet Series
RapidConfigure
SMART START
SPM
STEALTH
SuperFET
SuperSOT-3
SuperSOT-6
SuperSOT-8
SyncFET
The Power Franchise
TinyBoost
TinyBuck
TinyLogic
TINYOPTO
TinyPower
TinyPWM
TinyWire
SerDes
UHC
UniFET
VCX
Datasheet Identication Product Status Denition
Advance Information Formative or In Design
This datasheet contains the design specications for product development.
Specications may change in any manner without notice.
Preliminary First Production
This datasheet contains preliminary data; supplementary data will be
published at a later date. Fairchild Semiconductor reserves the right to make
changes at any time without notice to improve design.
No Identication Needed Full Production
This datasheet contains nal specications. Fairchild Semiconductor reserves
the right to make changes at any time without notice to improve design.
Obsolete Not In Production
This datasheet contains specications on a product that has been
discontinued by Fairchild semiconductor. The datasheet is printed for
reference information only.
