Digital Signal Processing
BITS Pilani
Pilani|Dubai|Goa|Hyderabad
Date : 06/09/2013
BITS Pilani
Pilani|Dubai|Goa|Hyderabad
Previous class:
Architecture of TMS 320 6713
BITS Pilani
Pilani|Dubai|Goa|Hyderabad
Today class
Architecture of TMS 320 6713
TMS320C6713 DSP Processor
255 MHz processor What is the clock cycle? 4.44 nsec It has VLIW architecture capable of running 8 instructions per cycle. How many instructions can be executed per sec? 8 * 255 = 1800 million instructions per second
Line in and line out for audio signal Mic in and HP out are for stereo signal Sampling rate can be 8, 16, 24, 32, 44.1, 48 and 96 KHz
Self test program is stored in FLASH memory The memory can be extended up to 4GB.