A new bit-serial multiplier architecture for area-efficient fpga implementation
Circuits, Signals, and Systems, 2004
... References [1] Y.-N. Chang , JH Satyanarayana and KK Parhi, Design and Implementation of Low-... more ... References [1] Y.-N. Chang , JH Satyanarayana and KK Parhi, Design and Implementation of Low-Power Digit-Serial Multipliers, Proceedings of IEEE Int. Conf. on Computer Design (ICCD), Oct. ... [2] J. Valls , T. Sansaloni, MM Peir´o, and E. Boemo, Fast FPGA-based ...
Uploads
Papers by Luc Morin
Books by Luc Morin