Ijca Special Issue on Communication and Networks, Mar 10, 2012
This document gives the hardware implementation of Mix Column step in AES encryption process. The... more This document gives the hardware implementation of Mix Column step in AES encryption process. The AES encryption process consists of several transformation steps such as byte substitution, shift rows, mix column and addition of round key operation step. There are two aspects to perform mix column step in AES is presented. The total operation is coded with VERILOG, synthesized and simulated using Xilinx ISE 10.1.
Ijca Special Issue on Communication and Networks, Mar 10, 2012
This document gives the hardware implementation of Mix Column step in AES encryption process. The... more This document gives the hardware implementation of Mix Column step in AES encryption process. The AES encryption process consists of several transformation steps such as byte substitution, shift rows, mix column and addition of round key operation step. There are two aspects to perform mix column step in AES is presented. The total operation is coded with VERILOG, synthesized and simulated using Xilinx ISE 10.1.
Uploads
Papers by Subbu P