separate RTL projects, tools into separate lists

Open cores: RTL projects and libraries Tools: Build systems, visualization Verilog / VHDL implementations

I'm not sure I understand what you intend to curate here... Can you help me understand so I may be able to contribute?

This repo is for Hardware Description Languages, Compilers, and Tools. Not for IP blocks, componet libraries or cores