PR #32812: [XLA:CPU] Add support for riscv64#103511
Merged
copybara-service[bot] merged 1 commit intomasterfrom Nov 5, 2025
Merged
PR #32812: [XLA:CPU] Add support for riscv64#103511copybara-service[bot] merged 1 commit intomasterfrom
copybara-service[bot] merged 1 commit intomasterfrom
Conversation
copybara-service
bot
force-pushed
the
exported_pr_827890705
branch
from
3748e5b to
66482eb
Compare
Imported from GitHub PR openxla/xla#32812 Co-author: @kxxt 📝 Summary of Changes: This pull request adds support for RISC-V 64 architecture across the build system, code generation, and Python packaging infrastructure. 🎯 Justification: The changes ensure that riscv64 is recognized as a valid target in Bazel build configurations, LLVM toolchain selection, Python manylinux compliance checks, and related tests and patches. This allows the project to build and test components for riscv64 alongside other supported architectures. 🚀 Kind of Contribution: ✨ New Feature Copybara import of the project: -- 0d02393a6335fb43d67678d0cd15d671e77dc089 by gns <[email protected]>: [XLA:CPU] Add support for riscv64 Co-authored-by: Levi Zim <[email protected]> -- 5d95fb479e45524299ff4193b99bb4db0d74483b by gns <[email protected]>: Refresh `rules_python` riscv64 patch Co-authored-by: Levi Zim <[email protected]> Merging this change closes #32812 PiperOrigin-RevId: 828379922
copybara-service
bot
force-pushed
the
exported_pr_827890705
branch
from
66482eb to
1abd188
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
PR #32812: [XLA:CPU] Add support for riscv64
Imported from GitHub PR openxla/xla#32812
Co-author: @kxxt
📝 Summary of Changes:
This pull request adds support for RISC-V 64 architecture across the build system, code generation, and Python packaging infrastructure.
🎯 Justification:
The changes ensure that riscv64 is recognized as a valid target in Bazel build configurations, LLVM toolchain selection, Python manylinux compliance checks, and related tests and patches. This allows the project to build and test components for riscv64 alongside other supported architectures.
🚀 Kind of Contribution: ✨ New Feature
Copybara import of the project:
--
0d02393a6335fb43d67678d0cd15d671e77dc089 by gns [email protected]:
[XLA:CPU] Add support for riscv64
Co-authored-by: Levi Zim [email protected]
--
5d95fb479e45524299ff4193b99bb4db0d74483b by gns [email protected]:
Refresh
rules_pythonriscv64 patchCo-authored-by: Levi Zim [email protected]
Merging this change closes #32812
FUTURE_COPYBARA_INTEGRATE_REVIEW=openxla/xla#32812 from infiWang:riscv64 5d95fb479e45524299ff4193b99bb4db0d74483b