Skip to content

Updated RISC-V intrinsics to match LLVM 17.0.2#5

Merged
Aaron-Hutchinson merged 2 commits intoadd_sifive_x280from
ahutchinson/x280/upgrade_to_LLVM_17.0.2
Oct 14, 2023
Merged

Updated RISC-V intrinsics to match LLVM 17.0.2#5
Aaron-Hutchinson merged 2 commits intoadd_sifive_x280from
ahutchinson/x280/upgrade_to_LLVM_17.0.2

Conversation

@Aaron-Hutchinson
Copy link
Copy Markdown
Collaborator

No description provided.

@Aaron-Hutchinson Aaron-Hutchinson merged commit e0f6f4f into add_sifive_x280 Oct 14, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants