File tree
6 files changed
+69
-1
lines changed- src
- ci/docker/dist-various-1
- librustc_target/spec
- tools/build-manifest/src
6 files changed
+69
-1
lines changedOriginal file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
112 | 112 |
| |
113 | 113 |
| |
114 | 114 |
| |
| 115 | + | |
| 116 | + | |
115 | 117 |
| |
116 | 118 |
| |
117 | 119 |
| |
|
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
451 | 451 |
| |
452 | 452 |
| |
453 | 453 |
| |
| 454 | + | |
| 455 | + | |
454 | 456 |
| |
455 | 457 |
| |
456 | 458 |
| |
|
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
| 1 | + | |
| 2 | + | |
| 3 | + | |
| 4 | + | |
| 5 | + | |
| 6 | + | |
| 7 | + | |
| 8 | + | |
| 9 | + | |
| 10 | + | |
| 11 | + | |
| 12 | + | |
| 13 | + | |
| 14 | + | |
| 15 | + | |
| 16 | + | |
| 17 | + | |
| 18 | + | |
| 19 | + | |
| 20 | + | |
| 21 | + | |
| 22 | + | |
| 23 | + | |
| 24 | + | |
| 25 | + | |
| 26 | + | |
| 27 | + | |
| 28 | + | |
| 29 | + | |
| 30 | + | |
| 31 | + |
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
| 1 | + | |
| 2 | + | |
| 3 | + | |
| 4 | + | |
| 5 | + | |
| 6 | + | |
| 7 | + | |
| 8 | + | |
| 9 | + | |
| 10 | + | |
| 11 | + | |
| 12 | + | |
| 13 | + | |
| 14 | + | |
| 15 | + | |
| 16 | + | |
| 17 | + | |
| 18 | + | |
| 19 | + | |
| 20 | + | |
| 21 | + | |
| 22 | + | |
| 23 | + | |
| 24 | + | |
| 25 | + | |
| 26 | + | |
| 27 | + | |
| 28 | + | |
| 29 | + | |
| 30 | + | |
| 31 | + |
Submodule llvm-project updated 35 files
- llvm/include/llvm/IR/IntrinsicsRISCV.td+25
- llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp+67-14
- llvm/lib/Target/RISCV/RISCVISelLowering.cpp+295-85
- llvm/lib/Target/RISCV/RISCVISelLowering.h+25-1
- llvm/lib/Target/RISCV/RISCVInstrInfo.td+56-77
- llvm/lib/Target/RISCV/RISCVInstrInfoA.td+78-2
- llvm/lib/Target/RISCV/RISCVInstrInfoD.td+23
- llvm/lib/Target/RISCV/RISCVInstrInfoF.td+48
- llvm/lib/Target/RISCV/RISCVInstrInfoM.td+21-18
- llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll+712
- llvm/test/CodeGen/RISCV/atomic-load-store.ll+182
- llvm/test/CodeGen/RISCV/atomic-rmw.ll+3.0k
- llvm/test/CodeGen/RISCV/double-arith.ll+202-22
- llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll+143
- llvm/test/CodeGen/RISCV/double-br-fcmp.ll+278
- llvm/test/CodeGen/RISCV/double-convert.ll+180
- llvm/test/CodeGen/RISCV/double-fcmp.ll+134
- llvm/test/CodeGen/RISCV/double-imm.ll+27
- llvm/test/CodeGen/RISCV/double-intrinsics.ll+220-9
- llvm/test/CodeGen/RISCV/double-mem.ll+83
- llvm/test/CodeGen/RISCV/double-select-fcmp.ll+215
- llvm/test/CodeGen/RISCV/double-stack-spill-restore.ll+24
- llvm/test/CodeGen/RISCV/float-arith.ll+195-25
- llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll+126
- llvm/test/CodeGen/RISCV/float-br-fcmp.ll+310
- llvm/test/CodeGen/RISCV/float-convert.ll+122
- llvm/test/CodeGen/RISCV/float-fcmp.ll+134
- llvm/test/CodeGen/RISCV/float-imm.ll+21
- llvm/test/CodeGen/RISCV/float-mem.ll+76
- llvm/test/CodeGen/RISCV/float-select-fcmp.ll+215
- llvm/test/CodeGen/RISCV/pr40333.ll+20
- llvm/test/CodeGen/RISCV/rv32i-rv64i-float-double.ll+86
- llvm/test/CodeGen/RISCV/rv64d-double-convert.ll+130
- llvm/test/CodeGen/RISCV/rv64f-float-convert.ll+187
- llvm/test/CodeGen/RISCV/rv64m-exhaustive-w-insts.ll+16-16
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
85 | 85 |
| |
86 | 86 |
| |
87 | 87 |
| |
| 88 | + | |
| 89 | + | |
88 | 90 |
| |
89 | 91 |
| |
90 | 92 |
| |
|
0 commit comments