-
Notifications
You must be signed in to change notification settings - Fork 1.6k
Pull requests: gem5/gem5
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
misc: bump werkzeug to 3.1.5 in util/gem5-resources-manager
misc
Anything outside of the current labeling categories
#2887
opened Jan 12, 2026 by
erin-le
Loading…
arch-x86: fatal error on multi-level TLB
arch-x86
The X86 ISA
#2884
opened Jan 11, 2026 by
nmosier
Loading…
mem-ruby: Add names to TBEStorage objects
mem-ruby
Ruby caches, structures, and protocols
#2882
opened Jan 10, 2026 by
powerjg
Loading…
tests: Update tests to upload artifact on timeout
tests
gem5's Testing Infrastructure
#2877
opened Jan 8, 2026 by
Harshil2107
Loading…
mem-garnet: add support for hierarchical/chiplet topologies
mem-garnet
The Garnet subcomponent of Ruby
#2873
opened Jan 7, 2026 by
RyzenFromFire
Loading…
tests: update pyunit test refs to include 25.1 version
tests
gem5's Testing Infrastructure
#2863
opened Dec 31, 2025 by
Harshil2107
Loading…
tests, ext-testlib, scons: DRAFT: Add option to run gcovr to TestLib
ext-testlib
The gem5 testlib code. Found in "ext/testlib"
scons
Scons. gem5's Build System
tests
gem5's Testing Infrastructure
util: fix util/tlm scons error when using random
util
Utilities for gem5. Typically found in "util"
#2856
opened Dec 24, 2025 by
Ywinh
Loading…
base: Fix UBSAN error in get/setUintX
base
Regards gem5's base code. Found in "src/base"
#2854
opened Dec 22, 2025 by
powerjg
Loading…
Unit test 2nd chance rp
tests
gem5's Testing Infrastructure
#2849
opened Dec 21, 2025 by
odanrc
Loading…
Fix trace data overwrite
arch
General gem5 architecture-specific components
#2830
opened Dec 11, 2025 by
dbear496
Loading…
cpu: BTB latency and two-level BTB hierarchy model for the decoupled frontend
cpu
General gem5 CPU code (e.g., `BaseCPU`)
#2822
opened Dec 9, 2025 by
yongjiehuang
•
Draft
cpu: Branch predictor latency and overriding model for the decoupled frontend
cpu
General gem5 CPU code (e.g., `BaseCPU`)
mem: Skip unused chunks when restoring checkpoints
mem
General Memory Systems (e.g., XBar, Packet)
#2794
opened Dec 2, 2025 by
henrick-bonda
Loading…
base-stats: pystats refactoring and CSV stats implementation
stats
The gem5 statistics code and related infrastructure
#2776
opened Nov 26, 2025 by
jonathanhaley
Loading…
mem-cache: Add unit test for LRURP
mem
General Memory Systems (e.g., XBar, Packet)
tests
gem5's Testing Infrastructure
#2757
opened Nov 15, 2025 by
odanrc
Loading…
arch-x86: fix STI/CLI CR4.PVI and CPL check
arch-x86
The X86 ISA
#2748
opened Nov 14, 2025 by
nmosier
Loading…
dev: refactor PCI configuration to use RegisterBank
dev
General gem5 development code. Found in "src/dev"
#2672
opened Oct 17, 2025 by
clemdiep
Loading…
arch-x86, base-stats: Add MPK feature
arch-x86
The X86 ISA
base-stats
The base gem5 stats code. Found in "src/base/stats"
#2661
opened Oct 13, 2025 by
Klaas-Meersman
Loading…
base: reduce write syscalls in stats output
base
Regards gem5's base code. Found in "src/base"
#2578
opened Sep 7, 2025 by
heshpdx
Loading…
dev: add PCI to PCI bridge
dev
General gem5 development code. Found in "src/dev"
#2561
opened Sep 1, 2025 by
clemdiep
Loading…
Previous Next
ProTip!
no:milestone will show everything without a milestone.