RISCV_Pipeline

Project for ECSE425 where we implement a RISC pipelined processor with hazard detection in VHDL.