-
Notifications
You must be signed in to change notification settings - Fork 565
hypervisor: mshv: Complete guest boot support for ARM64 #7055
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
Currently PPI interrupt ID are hardcoded as numbers, it would be ideal to define them as constants and could be reused in other parts of the hypervisor crate. Signed-off-by: Jinank Jain <[email protected]>
Since this would be used in other places inside the hypervisor and hypervisor crate cannot take a dependency on arch crate, as that creates cyclic dependency. Signed-off-by: Jinank Jain <[email protected]>
For ARM64 guests we need to set three important partition property: 1) PPI interrupt ID for timer interrupt 2) PPI interrupt ID for PMU interrupts. 3) Hiding LPI support from the guest because MSHV does emulate ITS for the guest. Signed-off-by: Jinank Jain <[email protected]>
For MSHV guests, we would need interrupt controller to be initialized before the VM gets initialized. This is because we are registering the base address of GIC distributor with MSHV as part of interrupt controller initialization workflow. And MSHV mandates that this property is set before we initialize the VM. Signed-off-by: Jinank Jain <[email protected]>
This will satisfy the requirement of MSHV i.e., setting the GICD base address before initializing the VM. Signed-off-by: Jinank Jain <[email protected]>
It just simplifies code and improves the code read-ability without much affecting the boot performance. Signed-off-by: Jinank Jain <[email protected]>
It seems like address allocation has been spread into different files and different location for x86 vs ARM. This makes it hard to follow the code. Thus, unify it a single location which satisfies all the requirement. Signed-off-by: Jinank Jain <[email protected]>
Num SPI and Base SPI nodes should be added before the end node to be included in the device tree generation. Fixes: eac44e6 (arch: Extend FDT for GICv2M device for ARM64 on MSHV) Signed-off-by: Jinank Jain <[email protected]>
Currently a lot of functions are stubbed out with unimplemented feature tag. Add the missing implementation to successfully boot ARM64 guests on MSHV. Signed-off-by: Jinank Jain <[email protected]>
|
@rbradford @likebreath It would be great if one of you could also take a look at this one? |
rbradford
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Code looks good overall with some potential nits.
|
@rbradford Something changed in the CI getting this error: |
I've fixed this. And it's running the job now - https://github.com/cloud-hypervisor/cloud-hypervisor/actions/runs/14931917110/job/41951078105 |
8f40268
This patch series contains the final set of patches required to boot ARM64 guests on MSHV.