Conversation
4c9d367 to
60e7f3d
Compare
60e7f3d to
9243402
Compare
|
Updated vendor headers per #8873. |
6bbe631 to
997ff28
Compare
|
Rebased. I squashed the fixup because the PR wasn't commented on (yet). |
| * @{ | ||
| */ | ||
| #define XTIMER_HZ (250000UL) | ||
| #define XTIMER_WIDTH (16) |
There was a problem hiding this comment.
I don't know if all boards are configured like this, but it looks a bit weird. Isn't possible to run the timer at 1MHz? 250KHz is a scaled frequency so you might run in the troubles as in #9049. Can you verify?
There was a problem hiding this comment.
Other boards are the same. I changed to 250kHz because I did not have enough 'accuracy' to play with. It uses two 16-bit timers in cascading mode, although this chip (generation) has support for a 32-bit timer that I will add support for.
|
Is this conflicting with the I2C rework? Because I'd like to merge it but obviously the I2C would be a blocker. |
Yes, because there's a configuration for an I2C peripheral in the board periph_conf. And with the I2C rework, the board configuration needs to be updated (with an extra bus speed parameter). |
|
There is already a PR to adapt the boards: #9208. Adding this one is not so hard. So when merged, I can adapt that one. |
|
Alternatively, I could remove I2C support for the time being? What do you think, @aabadie/@kYc0o? |
|
I'd say yes, I trust you won't forget 😉 |
997ff28 to
866f151
Compare
|
Removed I2C definitions for now. See 866f151. |
|
Did you remove the feature? I guess Murdock complains about it. |
71f899c to
52563a8
Compare
|
@kYc0o I forgot to remove that features, yes. Now the build is OK. Can I squash? |
|
Yes please squash. |
52563a8 to
bfb820b
Compare
|
Squashed and rebased. |
Contribution description
This PR add supports for the Silicon Labs SLSTK3402a. The files are similar to the SLTB001a and STK3600, STK3700 and SLSTK3401a already supported. The main difference with the STK3x00 is that is has a second series MCU and it has a memory LCD (supported by U8g2). This MCU also provides two crypto accelerators, and a hardware number generator.
I can provide remote access to the hardware, if needed.
Issues/PRs references
#8585
#8520
#8630