cpu/cortexm: disabled hard floats for M4F CPUs#3112
Merged
jnohlgard merged 1 commit intoRIOT-OS:masterfrom May 30, 2015
Merged
Conversation
haukepetersen
added
Type: bug
haukepetersen
added
the
CI: ready for build
This was referenced May 29, 2015
Member
|
Since FP register stacking during context switching will affect the memory usage it might be a good idea to let a project define some variable in its Makefile to enable/disable the FPU usage without having to modify any RIOT code or Makefiles. |
Contributor
Author
|
makes sense. But this would IMHO be part of the PR that fixes the FPU usage. |
Member
|
ACK, go when Travis is green |
Member
|
👍 |
Member
|
kicked Travis |
Member
|
Travis is green, go |
jnohlgard
pushed a commit
that referenced
this pull request
May 30, 2015
cpu/cortexm: disabled hard floats for M4F CPUs
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Currently, the save/restore of FPU registers for Cortex-M4F CPUs is not implemented (see issue #1366). To make sure we don't run into trouble when using floats on these CPUs, this PR disables the use of the hardware FPU in the first place.