Skip to content

Fix RISCV C910V target builds #4092

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
martin-frbg wants to merge 16 commits into from
Closed

Fix RISCV C910V target builds #4092

martin-frbg wants to merge 16 commits into from

Conversation

@martin-frbg
Copy link
Collaborator

@martin-frbg martin-frbg commented Jun 19, 2023

No description provided.

@martin-frbg martin-frbg changed the title Use a smaller GEMM workload in the "fork" utest on RISCV targets Use smaller workloads in utest on RISCV targets to keep them from timing out in qemu Jun 19, 2023
@martin-frbg martin-frbg changed the title Use smaller workloads in utest on RISCV targets to keep them from timing out in qemu Fix RISCV C910V target builds Jun 23, 2023
This was referenced Jun 24, 2023
Closed
Merged
@martin-frbg martin-frbg added this to the 0.3.24 milestone Jun 25, 2023
@martin-frbg
Copy link
Collaborator Author

martin-frbg commented Jun 25, 2023

needs redoing

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

0.3.24

Development

Successfully merging this pull request may close these issues.

2 participants

@martin-frbg