(S)VGA updates and fixes, 2023-11-22 edition#3844
Merged
Merged
Conversation
…0x05.6 is set This allows correct emulation of the 4bpp chunky mode which is supported by many but not all chipsets. See discussion 86Box#3840 on GitHub.
The current implementation still uses the shifter forced to Shift 256 mode to keep things generic, but we can always opt for a separate scanline renderer.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
This should sort out issue #3843 (I just knew there would be regressions), but it would need to be tested with the Windows 95 driver to prove it - I was using a more direct method to test things, and it works in the cases I tested.
Basically, in a high-resolution 8bpp mode, this now bypasses the shifter logic, which should make it consistent with how the HT-216 handles the mode as documented in the datasheet ("The whole 8 bits in the PEL is shifted out each PCLK").
I was also working on implementing the Shift 256 flag correctly, which should operate as expected now.
And there's an unused variable which has been cleaned up.
Checklist
References