"Enabling coordinated register allocation and thread-level parallelism ..."

Xiaolong Xie et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2830772.2830813

access: closed

type: Conference or Workshop Paper

metadata version: 2025-12-25

- view
  authority control:
- export record
  dblp key:
  - conf/micro/XieLLWSWF15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/XieLLWSWF15
Xiaolong Xie, Yun Liang, Xiuhong Li, Yudong Wu, Guangyu Sun, Tao Wang, Dongrui Fan:
Enabling coordinated register allocation and thread-level parallelism optimization for GPUs. MICRO 2015: 395-406

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.