"The effect of sparse switch patterns on the area efficiency of multi-bit ..."

Ping Chen, Andy Ye (2008)

> Home

Details and statistics

DOI: 10.1109/FPL.2008.4629975

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/ChenY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ChenY08
Ping Chen, Andy Ye:
The effect of sparse switch patterns on the area efficiency of multi-bit routing resources in field-programmable gate arrays. FPL 2008: 427-430

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.