default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions on Embedded Computing Systems, Volume 23
Volume 23, Number 1, January 2024
- Daniel Casini
, Dakshina Dasari, Matthias Becker, Giorgio C. Buttazzo:
Introduction to the Special Issue on Real-Time Computing in the IoT-to-Edge-to-Cloud Continuum. 1:1-1:2 - Ying Chen, Jie Zhao, Jintao Hu, Shaohua Wan, Jiwei Huang:
Distributed Task Offloading and Resource Purchasing in NOMA-Enabled Mobile Edge Computing: Hierarchical Game Theoretical Approaches. 2:1-2:28 - Tommaso Cucinotta, Alexandre M. Amory, Gabriele Ara, Francesco Paladino, Marco Di Natale:
Multi-criteria Optimization of Real-time DAGs on Heterogeneous Platforms under P-EDF. 3:1-3:35 - Václav Struhár, Silviu S. Craciunas, Mohammad Ashjaei, Moris Behnam, Alessandro V. Papadopoulos:
Hierarchical Resource Orchestration Framework for Real-time Containers. 4:1-4:24 - Marco Barletta, Marcello Cinque, Luigi De Simone, Raffaele Della Corte:
Criticality-aware Monitoring and Orchestration for Containerized Industry 4.0 Environments. 5:1-5:28 - Soumendu Kumar Ghosh, Arnab Raha, Vijay Raghunathan, Anand Raghunathan:
PArtNNer: Platform-Agnostic Adaptive Edge-Cloud DNN Partitioning for Minimizing End-to-End Latency. 6:1-6:38 - Haitao Xu, Saiyu Qi, Yong Qi, Wei Wei, Naixue Xiong:
Secure and Lightweight Blockchain-based Truthful Data Trading for Real-Time Vehicular Crowdsensing. 7:1-7:31 - Pratham Oza, Nathaniel Hudson, Thidapat Chantem, Hana Khamfroush:
Deadline-Aware Task Offloading for Vehicular Edge Computing Networks Using Traffic Light Data. 8:1-8:25 - Miguel Gutiérrez Gaitán, Luís Almeida, Pedro M. d'Orey, Pedro M. Santos, Thomas Watteyne:
Minimal-Overlap Centrality for Multi-Gateway Designation in Real-Time TSCH Networks. 9:1-9:17
- Vishnuvardhan V. Iyer, Aditya Thimmaiah, Michael Orshansky, Andreas Gerstlauer, Ali E. Yilmaz:
A Hierarchical Classification Method for High-accuracy Instruction Disassembly with Near-field EM Measurements. 10:1-10:21 - Yiwen Zhang, Hui Zheng, Zonghua Gu:
Energy-Aware Adaptive Mixed-Criticality Scheduling with Semi-Clairvoyance and Graceful Degradation. 11:1-11:20 - Aritra Bagchi, Dinesh Joshi, Preeti Ranjan Panda:
COBRRA: COntention-aware cache Bypass with Request-Response Arbitration. 12:1-12:30 - Yong-Jun Shin, Donghwan Shin, Doo-Hwan Bae:
Virtual Environment Model Generation for CPS Goal Verification using Imitation Learning. 13:1-13:29 - Wangyang Yu, Jinming Kong, Zhijun Ding, Xiaojun Zhai, Zhiqiang Li, Qi Guo:
Modeling and Analysis of ETC Control System with Colored Petri Net and Dynamic Slicing. 14:1-14:27 - Zhijian He, Bohuan Xue, Xiangcheng Hu, Zhaoyan Shen, Xiangyue Zeng, Ming Liu:
Robust Embedded Autonomous Driving Positioning System Fusing LiDAR and Inertial Sensors. 15:1-15:26 - Huamei Qi, Fang Ren, Leilei Wang, Ping Jiang, Shaohua Wan, Xiaoheng Deng:
Multi-Compression Scale DNN Inference Acceleration based on Cloud-Edge-End Collaboration. 16:1-16:25
Volume 23, Number 2, March 2024
- Zhiqiang Que, Hongxiang Fan, Marcus Loo, He Li, Michaela Blott, Maurizio Pierini, Alexander D. Tapper, Wayne Luk:
LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics. 17:1-17:28 - Arwa Alsubhi, Simeon Babatunde, Nicole Tobias, Jacob Sorber:
Stash: Flexible Energy Storage for Intermittent Sensors. 18:1-18:23 - Liang Zhao, Hongxuan Li, Enchao Zhang, Ammar Hawbani, Mingwei Lin, Shaohua Wan, Mohsen Guizani:
Intelligent Caching for Vehicular Dew Computing in Poor Network Connectivity Environments. 19:1-19:24 - Ramesh Kumar Sah, Hassan Ghasemzadeh:
Adversarial Transferability in Embedded Sensor Systems: An Activity Recognition Perspective. 20:1-20:31 - George Kornaros, Svoronos Leivadaros, Filippos-George Kolimbianakis:
Flexible Updating of Internet of Things Computing Functions through Optimizing Dynamic Partial Reconfiguration. 21:1-21:25 - Wael Fatnassi, Yasser Shoukry:
PolyARBerNN: A Neural Network Guided Solver and Optimizer for Bounded Polynomial Inequalities. 22:1-22:26 - Lu Li, Qi Tian, Guofeng Qin, Shuaiyu Chen, Weijia Wang:
Compact Instruction Set Extensions for Dilithium. 23:1-23:21 - Chin-Hsien Wu, Cheng-Tze Lee, Yi-Ren Tsai, Cheng-Yen Wu:
A Space-Grained Cleaning Method to Reduce Long-Tail Latency of DM-SMR Disks. 24:1-24:24 - Jianing Deng, Shunjie Dong, Lvcheng Chen, Jingtong Hu, Cheng Zhuo:
STDF: Spatio-Temporal Deformable Fusion for Video Quality Enhancement on Embedded Platforms. 25:1-25:25
- Shivam Bhasin, Fabrizio De Santis, Francesco Regazzoni:
Special Issue on Post-Quantum Cryptography for Embedded Systems. 26:1-26:3 - Catinca Mujdei, Lennert Wouters, Angshuman Karmakar, Arthur Beckers, Jose Maria Bermudo Mera, Ingrid Verbauwhede:
Side-channel Analysis of Lattice-based Post-quantum Cryptography: Exploiting Polynomial Multiplication. 27:1-27:23 - Saransh Gupta, Rosario Cammarota, Tajana Simunic:
MemFHE: End-to-end Computing with Fully Homomorphic Encryption in Memory. 28:1-28:23 - Jan Philipp Thoma, Darius Hartlief, Tim Güneysu:
Agile Acceleration of Stateful Hash-based Signatures in Hardware. 29:1-29:29 - Patrick Karl, Jonas Schupp, Tim Fritzmann, Georg Sigl:
Post-Quantum Signatures on RISC-V with Hardware Acceleration. 30:1-30:23 - Rami Elkhatib, Brian Koziel, Reza Azarderakhsh, Mehran Mozaffari Kermani:
Cryptographic Engineering a Fast and Efficient SIKE in FPGA. 31:1-31:25 - Richa Singh, Saad Islam, Berk Sunar, Patrick Schaumont:
Analysis of EM Fault Injection on Bit-sliced Number Theoretic Transform Software in Dilithium. 32:1-32:27 - Arpan Jati, Naina Gupta, Anupam Chattopadhyay, Somitra Kumar Sanadhya:
A Configurable CRYSTALS-Kyber Hardware Implementation with Side-Channel Protection. 33:1-33:25 - Nouri Alnahawi, Nicolai Schmitt, Alexander Wiesmaier, Chiara-Marie Zok:
Toward Next Generation Quantum-Safe eIDs and eMRTDs: A Survey. 34:1-34:28 - Prasanna Ravi, Anupam Chattopadhyay, Jan-Pieter D'Anvers, Anubhab Baksi:
Side-channel and Fault-injection attacks over Lattice-based Post-quantum Schemes (Kyber, Dilithium): Survey and New Results. 35:1-35:54
Volume 23, Number 3, May 2024
- Linwei Niu, Danda B. Rawat, Dakai Zhu, Jonathan Musselwhite, Zonghua Gu, Qingxu Deng:
Energy Management for Fault-tolerant (m,k)-constrained Real-time Systems That Use Standby-Sparing. 36:1-36:36 - Yueting Li, Xueyan Wang, He Zhang, Biao Pan, Keni Qiu, Wang Kang, Jun Wang, Weisheng Zhao:
Toward Energy-efficient STT-MRAM-based Near Memory Computing Architecture for Embedded Systems. 37:1-37:24 - Calvin B. Gealy, Alan D. George:
Characterizing Parameter Scaling with Quantization for Deployment of CNNs on Real-Time Systems. 38:1-38:35 - Loïc Salmon, Pierre Yves Pillain, Goulven Guillou, Jean-Philippe Babau:
NAVIDRO, a CARES architectural style for configuring drone co-simulation. 39:1-39:26
- Theocharis Theocharides, Charlotte Frenkel, Lukas Cavigelli:
Introduction to the Special Issue on tinyML. 40:1-40:5 - Qianyun Lu, Boris Murmann:
Enhancing the Energy Efficiency and Robustness of tinyML Computer Vision Using Coarsely-quantized Log-gradient Input Images. 41:1-41:20 - Massimo Pavan, Eugeniu Ostrovan, Armando Caltabiano, Manuel Roveri:
TyBox: An Automatic Design and Code Generation Toolbox for TinyML Incremental On-Device Learning. 42:1-42:27 - Swapnil Sayan Saha, Sandeep Singh Sandha, Mohit Aggarwal, Brian Wang, Liying Han, Julian de Gortari Briseno, Mani Srivastava:
TinyNS: Platform-aware Neurosymbolic Auto Tiny Machine Learning. 43:1-43:48 - Arnab Neelim Mazumder, Farshad Safavi, Maryam Rahnemoonfar, Tinoosh Mohsenin:
Reg-Tune: A Regression-Focused Fine-Tuning Approach for Profiling Low Energy Consumption and Latency. 44:1-44:28 - Xinqiao Zhang, Mohammad Samragh, Siam U. Hussain, Ke Huang, Farinaz Koushanfar:
Scalable Binary Neural Network Applications in Oblivious Inference. 45:1-45:18 - Upasana Sridhar, Nicholai Tukanov, Elliott Binder, Tze Meng Low, Scott McMillan, Martin D. Schatz:
SMaLL: Software for Rapidly Instantiating Machine Learning Libraries. 46:1-46:25 - Hasib-Al Rashid, Utteja Kallakuri, Tinoosh Mohsenin:
TinyM2Net-V2: A Compact Low-power Software Hardware Architecture for Multimodal Deep Neural Networks. 47:1-47:23 - Alessandro Cilardo, Vincenzo Maisto, Nicola Mazzocca, Franca Rocco di Torrepadula:
An Approach to the Systematic Characterization of Multitask Accelerated CNN Inference in Edge MPSoCs. 48:1-48:25 - Alberto Ancilotto, Francesco Paissan, Elisabetta Farella:
XimSwap: Many-to-Many Face Swapping for TinyML. 49:1-49:16 - Pedro Andrade, Ivanovitch Silva, Marianne Diniz, Thommas K. S. Flores, Daniel G. Costa, Eduardo A. Soares:
Online Processing of Vehicular Data on the Edge Through an Unsupervised TinyML Regression Technique. 50:1-50:28 - Mohammed El Adoui, Thomas Herpoel, Benoît Frénay:
Constrained Tiny Machine Learning for Predicting Gas Concentration with I4.0 Low-cost Sensors. 51:1-51:23 - Chaojian Li, Kyungmin Kim, Bichen Wu, Peizhao Zhang, Hang Zhang, Xiaoliang Dai, Peter Vajda, Yingyan (Celine) Lin:
An Investigation on Hardware-Aware Vision Transformer Scaling. 52:1-52:19 - Dina Hussein, Ganapati Bhat:
SensorGAN: A Novel Data Recovery Approach for Wearable Human Activity Recognition. 53:1-53:28
Volume 23, Number 4, July 2024
- Ellis Hoag, Kyungwoo Lee, Julián Mestre, Sergey Pupyrev, Yongkang Zhu:
Reordering Functions in Mobiles Apps for Reduced Size and Faster Start-Up. 54:1-54:54 - Haoyu Ren, Darko Anicic, Xue Li, Thomas A. Runkler:
On-device Online Learning and Semantic Management of TinyML Systems. 55:1-55:32 - Pavitra Prakash Bhade, Joseph Paturel, Olivier Sentieys, Sharad Sinha:
Lightweight Hardware-Based Cache Side-Channel Attack Detection for Edge Devices (Edge-CaSCADe). 56:1-56:27 - Eduardo Chielle, Oleg Mazonka, Homer Gamil, Michail Maniatakos:
Coupling bit and modular arithmetic for efficient general-purpose fully homomorphic encryption. 57:1-57:28 - Fateh Boudardara, Abderraouf Boussif, Pierre-Jean Meyer, Mohamed Ghazel:
A Review of Abstraction Methods Toward Verifying Neural Networks. 58:1-58:19 - Dogan Ulus, Thomas Ferrère, Eugene Asarin, Dejan Nickovic, Oded Maler:
Elements of Timed Pattern Matching. 59:1-59:45 - Ioannis Panopoulos, Stylianos I. Venieris, Iakovos S. Venieris:
CARIn: Constraint-Aware and Responsive Inference on Heterogeneous Devices for Single- and Multi-DNN Workloads. 60:1-60:32 - Shounak Chakraborty, Yanshul Sharma, Sanjay Moulik:
TREAFET: Temperature-Aware Real-Time Task Scheduling for FinFET based Multicores. 61:1-61:31 - Eyad Algahtani:
A Hardware Approach For Accelerating Inductive Learning In Description Logic. 62:1-62:37 - Yungang Pan, Rouhollah Mahfouzi, Soheil Samii, Petru Eles, Zebo Peng:
Multi-Traffic Resource Optimization for Real-Time Applications with 5G Configured Grant Scheduling. 63:1-63:31 - Rupendra Pratap Singh Hada, Abhishek Srivastava:
Dynamic Cluster Head Selection in WSN. 64:1-64:27
Volume 23, Number 5, September 2024
- Julien Deantoni, Alain Girault, Daniel Große:
Introduction to the Special Issue on Specification and Design Languages (FDL 2021). 65:1-65:4 - Lena Grimm, Steven Smyth, Alexander Schulz-Rosengarten, Reinhard von Hanxleden, Marc Pouzet:
From Lustre to Graphical Models and SCCharts. 66:1-66:28 - Mehran Goli, Rolf Drechsler:
Early SoCs Information Flow Policies Validation Using SystemC-Based Virtual Prototypes at the ESL. 67:1-67:20 - Hanane Benmaghnia, Matthieu Martel, Yassamine Seladji:
Code Generation for Neural Networks Based on Fixed-point Arithmetic. 68:1-68:28 - John Hui, Stephen A. Edwards:
The Sparse Synchronous Model on Real Hardware. 69:1-69:30 - Joaquín Aguado, Alejandra Duenas:
Synchronised Shared Memory and Model Checking. 70:1-70:30 - Sander Thuijsman, Michel A. Reniers:
Supervisory Control for Dynamic Feature Configuration in Product Lines. 71:1-71:25 - Florent Peres, Mohamed Ghazel:
A Proven Translation from a UML State Machine Subset to Timed Automata. 72:1-72:33 - Lovic Gauthier, Yohei Ishikawa:
HDLRuby: A Ruby Extension for Hardware Description and Its Translation to Synthesizable Verilog HDL. 73:1-73:26 - Francesco Lumpp, Marco Panato, Nicola Bombieri, Franco Fummi:
A Design Flow Based on Docker and Kubernetes for ROS-based Robotic Software Applications. 74:1-74:24 - Emad Malekzadeh Arasteh, Rainer Dömer:
Fast Loosely-Timed Deep Neural Network Models with Accurate Memory Contention. 75:1-75:32 - Friedrich Gretz, Franz-Josef Grosch, Michael Mendler, Stephan Scheele:
Synchronized Shared Memory and Black-box Procedural Abstraction: Toward a Formal Semantics of Blech. 76:1-76:45 - Marten Lohstroh, Soroush Bateni, Christian Menard, Alexander Schulz-Rosengarten, Jerónimo Castrillón, Edward A. Lee:
Deterministic Coordination across Multiple Timelines. 77:1-77:29 - Gaurav Narang, Chukwufumnanya Ogbogu, Janardhan Rao Doppa, Partha Pratim Pande:
TEFLON: Thermally Efficient Dataflow-aware 3D NoC for Accelerating CNN Inferencing on Manycore PIM Architectures. 78:1-78:23 - Xingbin Wang, Boyan Zhao, Yulan Su, Sisi Zhang, Fengkai Yuan, Jun Zhang, Dan Meng, Rui Hou:
A Hybrid Sparse-dense Defensive DNN Accelerator Architecture against Adversarial Example Attacks. 79:1-79:28 - Akanksha Dixit, Smruti R. Sarangi:
PredATW: Predicting the Asynchronous Time Warp Latency For VR Systems. 80:1-80:37 - Chia-Hao Li, Niraj K. Jha:
DOCTOR: A Multi-Disease Detection Continual Learning Framework Based on Wearable Medical Sensors. 81:1-81:33 - Mohammad Hafezan, Ehsan Atoofian:
Transient Fault Detection in Tensor Cores for Modern GPUs. 82:1-82:29 - Meng Wang, Yiqin Lu, Haihan Wang, Zhuoxing Chen, Jiancheng Qin:
Load-balanced Routing Heuristics for Bandwidth Allocation of AVB Flow in TSN. 83:1-83:19 - Clara Gómez, Davron Patkhullaev, Alejandra C. Hernández:
OffloaD: Detection Failure-based Scheduler for Offloading Object Detection. 84:1-84:26
Volume 23, Number 6, November 2024
- Liang Shi, Jingtong Shi, Hussam Amrouch, Kuan-Hsun Chen, Mengying Zhao, Weichen Liu:
Introduction to Special Issue on In/Near Memory and Storage Computing for Embedded Systems. 85:1-85:3 - Fenfang Li, Huizhang Luo, Junqi Wang, Yida Li, Zhuo Tang, Kenli Li:
AMP: Total Variation Reduction for Lossless Compression via Approximate Median-based Preconditioning. 86:1-86:22 - Chongnan Ye, Meng Chen, Qisheng Jiang, Chundong Wang:
Hercules: Enabling Atomic Durability for Persistent Memory with Transient Persistence Domain. 87:1-87:34 - Sichun Du, Jun Li, Chen Sun, Pingdan Xiao, Qinghui Hong, Jiliang Zhang:
Analog In-memory Circuit Design of Polynomial Multiplication for Lattice Cipher Acceleration Application. 88:1-88:24 - Xin Gao, Hongyue Wang, Yiyan Chen, Yuhao Zhang, Zhaoyan Shen, Lei Ju:
Static Scheduling of Weight Programming for DNN Acceleration with Resource Constrained PIM. 89:1-89:22 - Kousik Bhunia, Arighna Deb, Kamalika Datta, Muhammad Hassan, Saeideh Shirinzadeh, Rolf Drechsler:
ReSG: A Data Structure for Verification of Majority-based In-memory Computing on ReRAM Crossbars. 90:1-90:24 - Dehua Liang, Hiromitsu Awano, Noriyuki Miura, Jun Shiomi:
A Robust and Energy Efficient Hyperdimensional Computing System for Voltage-scaled Circuits. 91:1-91:20 - Hongsu Byun, Safdar Jamil, Jungwook Han, Sungyong Park, Myungcheol Lee, Changsoo Kim, Beongjun Choi, Youngjae Kim:
An Analytical Model-based Capacity Planning Approach for Building CSD-based Storage Systems. 92:1-92:25 - Hui Sun, Bendong Lou, Chao Zhao, Deyan Kong, Chaowei Zhang, Jianzhong Huang, Yinliang Yue, Xiao Qin:
Asynchronous Compaction Acceleration Scheme for Near-data Processing-enabled LSM-tree-based KV Stores. 93:1-93:33 - Pavia Bera, Stephen Cahoon, Sanjukta Bhanja, Alex K. Jones:
SPIMulator: A Spintronic Processing-in-memory Simulator for Racetracks. 94:1-94:27 - Kunyu Zhou, Keni Qiu:
REC: REtime Convolutional Layers to Fully Exploit Harvested Energy for ReRAM-based CNN Accelerators. 95:1-95:25
- Shailja Pandey, Preeti Ranjan Panda:
NeuroTAP: Thermal and Memory Access Pattern-Aware Data Mapping on 3D DRAM for Maximizing DNN Performance. 96:1-96:30 - Zhuanhao Wu, Anirudh M. Kaushik, Hiren D. Patel:
High Performance and Predictable Shared Last-level Cache for Safety-Critical Systems. 97:1-97:30 - Runqing Xu, Debiao He, Min Luo, Cong Peng, Xiangyong Zeng:
Optimizing Dilithium Implementation with AVX2/-512. 98:1-98:30 - Prachi Kashikar, Olivier Sentieys, Sharad Sinha:
Combining Weight Approximation, Sharing and Retraining for Neural Network Model Compression. 99:1-99:23 - Hansika Weerasena, Prabhat Mishra:
Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators. 100:1-100:25 - John Mamish, Rawan Alharbi, Sougata Sen, Shashank Holla, Panchami Kamath, Yaman Sangar, Nabil Alshurafa, Josiah D. Hester:
NIR-sighted: A Programmable Streaming Architecture for Low-Energy Human-Centric Vision Applications. 101:1-101:26 - Zijing Jiang, Qun Ding, An Wang:
Efficient Multi-Byte Power Analysis Architecture Focusing on Bitwise Linear Leakage. 102:1-102:25 - Barnali Basak, Pallab Dasgupta, Arpan Pal:
Efficient Low-Memory Implementation of Sparse CNNs Using Encoded Partitioned Hybrid Sparse Format. 103:1-103:30 - Basar Kütükçü, Sabur Baidya, Sujit Dey:
SLEXNet: Adaptive Inference Using Slimmable Early Exit Neural Networks. 104:1-104:29
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-28 00:30 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
