default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDETS 2013: Avignon, France
- 18th IEEE European Test Symposium, ETS 2013, Avignon, France, May 27-30, 2013. IEEE Computer Society 2013, ISBN 978-1-4673-6376-1
- Omid Sarbishei, Atena Roshan Fekr, Majid Janidarmian, Benjamin Nahill, Katarzyna Radecka:
A minimum MSE sensor fusion algorithm with tolerance to multiple faults. 1 - Martin Omaña, Daniele Rossi
, Filippo Fuzzi, Cecilia Metra, Chandra Tirumurti, R. Galivache:
Novel approach to reduce power droop during scan-based logic BIST. 1-6 - Shyam Kumar Devarakond, Debashis Banerjee, Aritra Banerjee, Shreyas Sen, Abhijit Chatterjee:
Efficient system-level testing and adaptive tuning of MIMO-OFDM wireless transmitters. 1-6 - Seyab Khan, Said Hamdioui, Halil Kukner, Praveen Raghavan, Francky Catthoor:
Bias temperature instability analysis in SRAM decoder. 1 - Elena I. Vatajelu, Alberto Bosio, Luigi Dilillo, Patrick Girard, Aida Todri, Arnaud Virazel, Nabil Badereddine:
Analyzing resistive-open defects in SRAM core-cell under the effect of process variability. 1-6 - Christophe Kelma, Sébastien Darfeuille, Andreas Neuburger, Andreas Lobnig:
RF BIST and test strategy for the receive part of an RF transceiver in CMOS technology. 1 - Afsaneh Nassery, Sule Ozev, Mustapha Slamani:
Analytical modeling for EVM in OFDM transmitters including the effects of IIP3, I/Q imbalance, noise, AM/AM and AM/PM distortion. 1-6 - Daniel Arumí, Rosa Rodríguez-Montañés, Joan Figueras:
BIST architecture to detect defects in tsvs during pre-bond testing. 1 - Panagiota Papavramidou, Michael Nicolaidis:
Reducing power dissipation in memory repair for high defect densities. 1-7 - Rafal Baranowski, Michael A. Kochte, Hans-Joachim Wunderlich:
Scan pattern retargeting and merging with reduced access time. 1-7 - Hans A. R. Manhaeve, Esko Mikkola:
Semiconductor failure modes and mitigation for critical systems embedded tutorial. 1-3 - Jeremy Dubeuf, David Hély, Ramesh Karri:
Run-time detection of hardware Trojans: The processor protection unit. 1-6 - Samuel Evain, Valentin Gherman:
Error-correction schemes with erasure information for fast memories. 1-6 - Manuel J. Barragan Asian, Gildas Léger:
Efficient selection of signatures for analog/RF alternate test. 1-6 - Yuxi Liu, Rong Ye, Feng Yuan, Qiang Xu:
Optimization for timing-speculated circuits by redundancy addition and removal. 1-6 - Seetal Potluri, Satya Trinadh, Roopashree Baskaran, Nitin Chandrachoodan, V. Kamakoti:
PinPoint: An algorithm for enhancing diagnostic resolution using capture cycle power information. 1 - Unni Chandran, Dan Zhao, Rathish Jayabharathi:
Hybrid 3D pre-bonding test framework design. 1 - Mohand Bentobache, Ahcène Bounceur, Reinhardt Euler, Yann Kieffer, Salvador Mir:
Efficient minimization of test frequencies for linear analog circuits. 1 - Irith Pomeranz:
Generation of compact multi-cycle diagnostic test sets. 1 - Matteo Sonza Reorda, Luca Sterpone, Anees Ullah:
An error-detection and self-repairing method for dynamically and partially reconfigurable systems. 1-7 - Hans A. R. Manhaeve, Pete Harrod, Adit D. Singh, Chintan Patel, Ralf Arnolc, Davide Appello:
Current testing: Dead or alive? 1 - Subhadip Kundu, Santanu Chattopadhyay, Indranil Sengupta, Rohit Kapur:
Aggresive scan chain masking for improved diagnosis of multiple scan chain failures. 1 - Giuseppe Di Guglielmo, Davide Ferraretto, Franco Fummi, Graziano Pravadelli:
Efficient fault simulation through dynamic binary translation for dependability analysis of embedded software. 1-6 - Haithem Ayari, Florence Azaïs, Serge Bernard, Mariane Comte, Vincent Kerzerho, Olivier Potin, Michel Renovell:
Implementing model redundancy in predictive alternate test to improve test confidence. 1 - Jerzy Tyszer, Michal Filipek, Grzegorz Mrugalski, Nilanjan Mukherjee, Janusz Rajski:
New test compression scheme based on low power BIST. 1-6 - Stefano Di Carlo, Giulio Gambardella, Marco Indaco, Ippazio Martella, Paolo Prinetto, Daniele Rolfo, Pascal Trotta:
A software-based self test of CUDA Fermi GPUs. 1-6 - Said Hamdioui, Davide Appello, Arnaud Grasset, Xinli Gu, Bram Kruseman, Riccardo Mariani, Hermann Obermeir, Srikanth Venkataraman:
Panel session what is the electronics industry doing to win the battle against the expected scary failure rates in future technology nodes? 1 - Carolina Metzler, Aida Todri-Sanial, Alberto Bosio, Luigi Dilillo, Patrick Girard, Arnaud Virazel, Pascal Vivet, Marc Belleville:
Computing detection probability of delay defects in signal line tsvs. 1-6 - Paolo Rech, Caroline Aguiar, Christopher Frost, Luigi Carro:
Experimental evaluation of thread distribution effects on multiple output errors in GPUs. 1-6 - Ozgur Sinanoglu, Naghmeh Karimi, Jeyavijayan Rajendran, Ramesh Karri, Yier Jin, Ke Huang, Yiorgos Makris:
Reconciling the IC test and security dichotomy. 1-6 - Álvaro Gómez-Pau, Luz Balado, Joan Figueras:
M-S test based on specification validation using octrees in the measure space. 1-6 - Wei-Hen Lo, Ang-Chih Hsieh, Chien-Ming Lan, Min-Hsien Lin, TingTing Hwang:
Utilizing circuit structure for scan chain diagnosis. 1-6 - Jeff Rearick:
Magical thinking applied to test engineering reality (and vice versa). 1 - Sarvesh Prabhu, Michael S. Hsiao, Loganathan Lingappan, Vijay Gangaram:
Test generation for circuits with embedded memories using SMT. 1 - Sergej Deutsch, Krishnendu Chakrabarty:
Robust optimization of test-architecture designs for core-based SoCs. 1-6 - Gilles Bizot, Fabien Chaix, Nacer-Eddine Zergainoh, Michael Nicolaidis:
Variability-aware and fault-tolerant self-adaptive applications for many-core chips. 1 - Christos Papameletis, Brion L. Keller, Vivek Chickermane, Erik Jan Marinissen, Said Hamdioui:
Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers. 1-6 - Saman Kiamehr, Farshad Firouzi, Mehdi Baradaran Tahoori:
A layout-aware x-filling approach for dynamic power supply noise reduction in at-speed scan testing. 1-6 - H.-J. Lin, Xuan-Lun Huang, Jiun-Lang Huang:
A mutual characterization based SAR ADC self-testing technique. 1-6 - Nikil D. Dutt:
Outlook for many-core systems: Cloudy with a chance of virtualization. 1 - Ke Huang, Nathan Kupp, John M. Carulli Jr., Yiorgos Makris:
On combining alternate test with spatial correlation modeling in analog/RF ICs. 1-6 - Fangming Ye, Zhaobo Zhang, Krishnendu Chakrabarty, Xinli Gu:
Information-theoretic syndrome and root-cause analysis for guiding board-level fault diagnosis. 1-6 - Jie Han, Michael Orshansky:
Approximate computing: An emerging paradigm for energy-efficient design. 1-6 - Ender Yilmaz, Sule Ozev, Kenneth M. Butler:
Adaptive quality binning for analog circuits. 1-6 - Yuma Higuchi, Kenichi Shinkai, Masanori Hashimoto, Rahul M. Rao, Sani R. Nassif:
Extracting device-parameter variations using a single sensitivity-configurable ring oscillator. 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-28 00:27 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
