"Design of CMOS logic gates with enhanced robustness against aging degradation."

Paulo F. Butzen et al. (2012)

Details and statistics

DOI: 10.1016/J.MICROREL.2012.06.092

access: closed

type: Journal Article

metadata version: 2025-05-01