{"@attributes":{"name":"Robert Rogenmoser","pid":"87\/1955","n":"11"},"person":{"@attributes":{"key":"homepages\/87\/1955","mdate":"2009-06-09"},"author":"Robert Rogenmoser"},"r":[{"article":{"@attributes":{"key":"journals\/micro\/RogenmoserC13","mdate":"2017-05-20"},"author":["Robert Rogenmoser","Lawrence T. Clark"],"title":"Reducing Transistor Variability for High Performance Low Power Chips.","pages":"18-26","year":"2013","volume":"33","journal":"IEEE Micro","number":"2","ee":["https:\/\/doi.org\/10.1109\/MM.2013.10","http:\/\/doi.ieeecomputersociety.org\/10.1109\/MM.2013.10"],"url":"db\/journals\/micro\/micro33.html#RogenmoserC13"}},{"inproceedings":{"@attributes":{"key":"conf\/cicc\/AgrawalKKKLBZRRWCRHEMTYMW13","mdate":"2021-08-23"},"author":["Vineet Agrawal","N. Kepler","David Kidd","Gokul Krishnan","Samuel Leshner","T. Bakishev","D. Zhao","P. Ranade","R. Roy","M. Wojko","Lawrence T. Clark","Robert Rogenmoser","M. Hori","Taiji Ema","S. Moriwaki","T. Tsuruta","T. Yamada","J. Mitani","S. Wakayama"],"title":"Low power ARM\u00ae Cortex\u2122-M0 CPU and SRAM using Deeply Depleted Channel (DDC) transistors with Vdd scaling and body bias.","pages":"1-4","year":"2013","booktitle":"CICC","ee":"https:\/\/doi.org\/10.1109\/CICC.2013.6658514","crossref":"conf\/cicc\/2013","url":"db\/conf\/cicc\/cicc2013.html#AgrawalKKKLBZRRWCRHEMTYMW13"}},{"inproceedings":{"@attributes":{"key":"conf\/cicc\/LeeBKR13","mdate":"2017-05-17"},"author":["Sang-Soo Lee","Edward Boling","Augustine Kuo","Robert Rogenmoser"],"title":"A slew-rate based process monitor and bi-directional body bias circuit for adaptive body biasing in SoC applications.","pages":"1-4","year":"2013","booktitle":"CICC","ee":"https:\/\/doi.org\/10.1109\/CICC.2013.6658516","crossref":"conf\/cicc\/2013","url":"db\/conf\/cicc\/cicc2013.html#LeeBKR13"}},{"inproceedings":{"@attributes":{"key":"conf\/hotchips\/Rogenmoser12","mdate":"2023-03-24"},"author":"Robert Rogenmoser","title":"Reducing transistor variability for high performance low power chips.","pages":"1-19","year":"2012","booktitle":"Hot Chips Symposium","ee":"https:\/\/doi.ieeecomputersociety.org\/10.1109\/HOTCHIPS.2012.7476495","crossref":"conf\/hotchips\/2012","url":"db\/conf\/hotchips\/hotchips2012.html#Rogenmoser12"}},{"article":{"@attributes":{"key":"journals\/todaes\/LiBSDKRZ06","mdate":"2025-01-19"},"author":["Wei Li","Daniel Blakely","Scott Van Sooy","Keven Dunn","David Kidd","Robert Rogenmoser","Dian Zhou"],"title":"LVS verification across multiple power domains for a quad-core microprocessor.","pages":"490-500","year":"2006","volume":"11","journal":"ACM Trans. Design Autom. Electr. Syst.","number":"2","ee":["https:\/\/doi.org\/10.1145\/1142155.1142166","https:\/\/www.wikidata.org\/entity\/Q130949239"],"url":"db\/journals\/todaes\/todaes11.html#LiBSDKRZ06"}},{"article":{"@attributes":{"key":"journals\/jssc\/ChenMNPORRSSKY03","mdate":"2022-04-20"},"author":["Zongjian Chen","Daniel Murray","Steve Nishimoto","Mark H. Pearce","Max Oyker","Daniel Rodriguez","Robert Rogenmoser","Dongwook (Drew) Suh","Erik Supnet","Vincent von Kaenel","George Yiu"],"title":"A 2\u00d7 load\/store pipe for a low-power 1-GHz embedded processor.","pages":"1857-1865","year":"2003","volume":"38","journal":"IEEE J. Solid State Circuits","number":"11","ee":"https:\/\/doi.org\/10.1109\/JSSC.2003.818296","url":"db\/journals\/jssc\/jssc38.html#ChenMNPORRSSKY03"}},{"article":{"@attributes":{"key":"journals\/jssc\/RogenmoserK97","mdate":"2022-07-07"},"author":["Robert Rogenmoser","Hubert Kaeslin"],"title":"The impact of transistor sizing on power efficiency in submicron CMOS circuits.","pages":"1142-1145","year":"1997","volume":"32","journal":"IEEE J. Solid State Circuits","number":"7","ee":"https:\/\/doi.org\/10.1109\/4.597307","url":"db\/journals\/jssc\/jssc32.html#RogenmoserK97"}},{"article":{"@attributes":{"key":"journals\/jssc\/RogenmoserH96","mdate":"2022-07-26"},"author":["Robert Rogenmoser","Qiuting Huang"],"title":"An 800-MHz 1-\u03bcm CMOS pipelined 8-b adder using true single-phase clocked logic-flip-flops.","pages":"401-409","year":"1996","volume":"31","journal":"IEEE J. Solid State Circuits","number":"3","ee":"https:\/\/doi.org\/10.1109\/4.494202","url":"db\/journals\/jssc\/jssc31.html#RogenmoserH96"}},{"article":{"@attributes":{"key":"journals\/jssc\/HuangR96","mdate":"2022-07-18"},"author":["Qiuting Huang","Robert Rogenmoser"],"title":"Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks.","pages":"456-465","year":"1996","volume":"31","journal":"IEEE J. Solid State Circuits","number":"3","ee":"https:\/\/doi.org\/10.1109\/4.494209","url":"db\/journals\/jssc\/jssc31.html#HuangR96"}},{"inproceedings":{"@attributes":{"key":"conf\/ppsn\/RogenmoserKB96","mdate":"2017-05-17"},"author":["Robert Rogenmoser","Hubert Kaeslin","Tobias Blickle"],"title":"Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits.","pages":"849-858","year":"1996","crossref":"conf\/ppsn\/1996","booktitle":"PPSN","url":"db\/conf\/ppsn\/ppsn1996.html#RogenmoserKB96","ee":"https:\/\/doi.org\/10.1007\/3-540-61723-X_1048"}},{"inproceedings":{"@attributes":{"key":"conf\/iscas\/HuangR94","mdate":"2017-05-26"},"author":["Qiuting Huang","Robert Rogenmoser"],"title":"A Glitch-Free Single-Phase CMOS DFF for Gigahertz Applications.","pages":"11-14","year":"1994","crossref":"conf\/iscas\/1994","booktitle":"ISCAS","url":"db\/conf\/iscas\/iscas1994-4.html#HuangR94","ee":"https:\/\/doi.org\/10.1109\/ISCAS.1994.409184"}}],"coauthors":{"@attributes":{"n":"39","nc":"3"},"co":[{"@attributes":{"c":"0"},"na":"Vineet Agrawal"},{"@attributes":{"c":"0"},"na":"T. Bakishev"},{"@attributes":{"c":"0"},"na":"Daniel Blakely"},{"@attributes":{"c":"2"},"na":"Tobias Blickle"},{"@attributes":{"c":"1"},"na":"Edward Boling"},{"@attributes":{"c":"0"},"na":"Zongjian Chen"},{"@attributes":{"c":"0"},"na":"Lawrence T. Clark"},{"@attributes":{"c":"0"},"na":"Keven Dunn"},{"@attributes":{"c":"0"},"na":"Taiji Ema"},{"@attributes":{"c":"0"},"na":"M. Hori"},{"@attributes":{"c":"-1"},"na":"Qiuting Huang"},{"@attributes":{"c":"0"},"na":"Vincent von Kaenel"},{"@attributes":{"c":"2"},"na":"Hubert Kaeslin"},{"@attributes":{"c":"0"},"na":"N. Kepler"},{"@attributes":{"c":"0"},"na":"David Kidd"},{"@attributes":{"c":"0"},"na":"Gokul Krishnan"},{"@attributes":{"c":"1"},"na":"Augustine Kuo"},{"@attributes":{"c":"1","n":"2"},"na":["Sangsoo Lee","Sang-Soo Lee"]},{"@attributes":{"c":"0"},"na":"Samuel Leshner"},{"@attributes":{"c":"0"},"na":"Wei Li"},{"@attributes":{"c":"0"},"na":"J. Mitani"},{"@attributes":{"c":"0"},"na":"S. Moriwaki"},{"@attributes":{"c":"0"},"na":"Daniel Murray"},{"@attributes":{"c":"0"},"na":"Steve Nishimoto"},{"@attributes":{"c":"0"},"na":"Max Oyker"},{"@attributes":{"c":"0"},"na":"Mark H. Pearce"},{"@attributes":{"c":"0"},"na":"P. Ranade"},{"@attributes":{"c":"0"},"na":"Daniel Rodriguez"},{"@attributes":{"c":"0"},"na":"R. Roy"},{"@attributes":{"c":"0"},"na":"Scott Van Sooy"},{"@attributes":{"c":"0"},"na":"Dongwook (Drew) Suh"},{"@attributes":{"c":"0"},"na":"Erik Supnet"},{"@attributes":{"c":"0"},"na":"T. Tsuruta"},{"@attributes":{"c":"0"},"na":"S. Wakayama"},{"@attributes":{"c":"0"},"na":"M. Wojko"},{"@attributes":{"c":"0"},"na":"T. Yamada"},{"@attributes":{"c":"0"},"na":"George Yiu"},{"@attributes":{"c":"0"},"na":"D. Zhao"},{"@attributes":{"c":"0"},"na":"Dian Zhou"}]}}