{"@attributes":{"name":"Alexios Maras","pid":"414\/3609","n":"1"},"person":{"@attributes":{"key":"homepages\/414\/3609","mdate":"2025-09-02"},"author":"Alexios Maras"},"r":{"inproceedings":{"@attributes":{"key":"conf\/isvlsi\/ChaidosMAXAAGDSGTGXVHSC25","mdate":"2026-03-26"},"author":["Panagiotis Chaidos","Alexios Maras","Georgios Alexandris","Xiaoling Yi","Asmae El Arrassi","Bas Ahn","James D. Garside","Yunhao Deng","Theofilos Spyrou","Anteneh Gebregiorgis","Mottaqiallah Taouil","Manil Dev Gomony","Sotirios Xydis","Marian Verhelst","Said Hamdioui","Dimitrios Soudris","Henk Corporaal"],"title":"Flexible Hardware Accelerators for Ultra-Low Power Edge AI: The CONVOLVE Approach.","pages":"1-6","year":"2025","booktitle":"ISVLSI","ee":"https:\/\/doi.org\/10.1109\/ISVLSI65124.2025.11130251","crossref":"conf\/isvlsi\/2025","url":"db\/conf\/isvlsi\/isvlsi2025.html#ChaidosMAXAAGDSGTGXVHSC25","stream":"streams\/conf\/isvlsi"}},"coauthors":{"@attributes":{"n":"16","nc":"1"},"co":[{"@attributes":{"c":"0"},"na":"Bas Ahn"},{"@attributes":{"c":"0"},"na":"Georgios Alexandris"},{"@attributes":{"c":"0"},"na":"Asmae El Arrassi"},{"@attributes":{"c":"0"},"na":"Panagiotis Chaidos"},{"@attributes":{"c":"0"},"na":"Henk Corporaal"},{"@attributes":{"c":"0"},"na":"Yunhao Deng"},{"@attributes":{"c":"0"},"na":"James D. Garside"},{"@attributes":{"c":"0"},"na":"Anteneh Gebregiorgis"},{"@attributes":{"c":"0"},"na":"Manil Dev Gomony"},{"@attributes":{"c":"0"},"na":"Said Hamdioui"},{"@attributes":{"c":"0"},"na":"Dimitrios Soudris"},{"@attributes":{"c":"0"},"na":"Theofilos Spyrou"},{"@attributes":{"c":"0"},"na":"Mottaqiallah Taouil"},{"@attributes":{"c":"0"},"na":"Marian Verhelst"},{"@attributes":{"c":"0"},"na":"Sotirios Xydis"},{"@attributes":{"c":"0"},"na":"Xiaoling Yi"}]}}