default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID13th SLIP 2011: San Diego, USA
- Janet Meiling Wang, Deming Chen:
2011 International Workshop on System Level Interconnect Prediction, SLIP 2011, San Diego, CA, USA, June 5, 2011. IEEE Computer Society 2011, ISBN 978-1-4577-1240-1
TSV Scaling and 3D FPGA
- Daehyun Kim, Suyoun Kim, Sung Kyu Lim
:
Impact of nano-scale through-silicon vias on the quality of today and future 3D IC designs. 1-8 - Chen Dong, Chen Chen, Subhasish Mitra, Deming Chen:
Architecture and performance evaluation of 3D CMOS-NEM FPGA. 1-8
Multicore and Embedded SoC Design
- George B. P. Bezerra, Stephanie Forrest, Payman Zarkesh-Ha:
Reducing energy and increasing performance with traffic optimization in many-core systems. 1-7 - Chen-Ling Chou, Radu Marculescu, Ümit Y. Ogras, Satrajit Chatterjee, Michael Kishinevsky, Dmitrii Loukianov:
System interconnect design exploration for embedded MPSoCs. 1-8 - Andrew B. Kahng, Vaishnav Srinivas:
Mobile system considerations for SDRAM interface trends. 1-8
Advanced Techniques on Routing
- Ping-Hung Yuh, Cliff Chiung-Yu Lin, Tsung-Wei Huang, Tsung-Yi Ho, Chia-Lin Yang, Yao-Wen Chang:
A SAT-based routing algorithm for cross-referencing biochips. 1-7 - Tilo Meister, Jens Lienig, Gisbert Thomke:
Interface optimization for improved routability in chip-package-board co-design. 1-8 - Sung Kyu Han, Kwangok Jeong, Andrew B. Kahng, Jingwei Lu:
Stability and scalability in global routing. 1-6
Power Network Resource Estimation and Design
- Kwangok Jeong, Andrew B. Kahng:
Toward PDN resource estimation: A law of general power density. 1-6 - Selçuk Köse, Eby G. Friedman:
Distributed power network co-design with on-chip power supplies and decoupling capacitors. 1-5
Poster Session
- Hung Viet Nguyen, Myunghwan Ryu, Youngmin Kim:
Performance and power analysis of through silicon via based 3D IC integration. 1 - Ankit More, Baris Taskin:
Simulation based study of on-chip antennas for a reconfigurable hybrid 2D wireless network-on-chip. 1 - Yang-Yang Li, Logan M. Rakai, Laleh Behjat, Bill Swartz:
Wirelength and congestion estimation for routability-driven placement. 1
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-29 23:09 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
