default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMEDEA@PACT 2007: Brasov, Romania
- Pierfrancesco Foglia, Cosimo Antonio Prete, Sandro Bartolini, Roberto Giorgi:
Proceedings of the 2007 workshop on MEmory performance - DEaling with Applications, systems and architecture, MEDEA '07, Brasov, Romania, September 16, 2007. ACM 2007, ISBN 978-1-59593-807-7 - Tarik Saidani, Stéphane Piskorski, Lionel Lacassagne, Samir Bouaziz:
Parallelization schemes for memory optimization on the cell processor: a case study of image processing algorithm. 9-16 - Akihiro Musa, Yoshiei Sato, Ryusuke Egawa, Hiroyuki Takizawa
, Koki Okabe, Hiroaki Kobayashi:
An on-chip cache design for vector processors. 17-23 - Valentina Salapura, Matthias A. Blumrich, Alan Gara:
Improving the accuracy of snoop filtering using stream registers. 25-32 - Akihiro Yamamoto, Yusuke Tanaka, Hideki Ando, Toshio Shimada:
Data prefetching and address pre-calculation through instruction pre-execution with two-step physical register deallocation. 33-40 - Fernando Latorre, Grigorios Magklis, José González, Pedro Chaparro, Antonio González:
Building a large instruction window through ROB compression. 41-48 - Mohammed Fellahi, Albert Cohen, Sid Ahmed Ali Touati:
Code-size conscious pipelining of imperfectly nested loops. 49-55 - Vicenç Beltran, Jordi Torres, Eduard Ayguadé:
Improving disk bandwidth-bound applications through main memory compression. 57-63 - Ana Bosque, Pablo Ibáñez, Víctor Viñals, Per Stenström, José María Llabería:
Characterization of Apache web server with Specweb2005. 65-72 - Gabriel Tanase, Mauro Bianco, Nancy M. Amato, Lawrence Rauchwerger:
The STAPL pArray. 73-80 - Milos Milovanovic, Roger Ferrer, Vladimir Gajinov, Osman S. Unsal, Adrián Cristal, Eduard Ayguadé, Mateo Valero:
Multithreaded software transactional memory and OpenMP. 81-88 - Chun-Mok Chung, Jihong Kim:
Broadcast filtering-aware task assignment techniques for low-power MPSoCs. 89-96 - Roberto Giorgi, Paolo Bennati:
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache. 97-104 - Alessandro Bardine, Pierfrancesco Foglia, Giacomo Gabrielli, Cosimo Antonio Prete:
Analysis of static and dynamic energy consumption in NUCA caches: initial results. 105-112 - Isao Kotera, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs. 113-120
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-29 23:11 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
