default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDISPD 2025: Austin, TX, USA
- Gracieli Posser, Stephan Held:
Proceedings of the 2025 International Symposium on Physical Design, ISPD 2025, Austin, TX, USA, March 16-19, 2025. ACM 2025, ISBN 979-8-4007-1293-7
Session 1: Opening Session and First Keynote
- Sachin S. Sapatnekar
:
Towards Designing and Deploying Ising Machines. 1
Session 2: Placement and DTCO
- Anthony Agnesina, Rongjian Liang, Geraldo Pradipta, Anand Rajaram, Haoxing Ren:
GOALPlace: Begin with the End in Mind. 2-10 - Chung-Kuan Cheng, Byeonggon Kang, Bill Lin, Yucheng Wang:
Invited: Scaling Standard Cell Layout Using Track Height Compression and Design Technology Co-optimization. 11-19 - Taewhan Kim:
Invited: Physical Design Challenges for Design Technology Co-optimization. 20-21 - Jing Mai, Chunyuan Zhao, Zuodong Zhang, Zhixiong Di, Yibo Lin, Runsheng Wang, Ru Huang:
LEGALM: Efficient Legalization for Mixed-Cell-Height Circuits with Linearized Augmented Lagrangian Method. 22-30
Session 3: Acceleration
- Niansong Zhang, Anthony Agnesina, Noor Shbat, Yuval Leader, Zhiru Zhang, Haoxing Ren:
Cypress: VLSI-Inspired PCB Placement with GPU Acceleration. 31-41 - Haoyu Yang, Haoxing Ren:
GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation. 42-50 - Sudipto Kundu:
Invited: Trailblazing the Future: Innovative Chip Design in the Era of Pervasive AI. 51
Session 4: Panel on Heterogenous Integration
- Sheng-Yu Hsiao, Yu-Yueh Chang, Jeong-Tying Li:
Invited: Automatic Die-to-Die Routing with Shielding. 52-53 - Ksenia Roze:
Invited: Streamlining and Automating Routing of Multi-Chiplet Technologies. 54
Session 5: Emerging Technologies
- Wan-Hsuan Lin, Jason Cong:
ML-QLS: Multilevel Quantum Layout Synthesis. 55-63 - Hongjian Zhou, Keren Zhu, Jiaqi Gu:
LiDAR: Automated Curvy Waveguide Detailed Routing for Large-Scale Photonic Integrated Circuits. 64-72 - Jiang Hu:
Invited: Physical Design for Systolic Array-Based Integrated Circuits. 73
Session 6: Reliability
- Meizhi Wang, Yi-Ru Chen, S. S. Teja Nibhanupudi, Elham Amini, Antonio Saavedra, Yinan Wang, Daniel Wasserman, Jean-Pierre Seifert, Jaydeep P. Kulkarni:
Photonic Side-Channel Analyzer: Enabling Security-Aware Physical Design Methodology. 74-82 - Shih-Kai Lee, Pei-Yu Lee, Iris Hui-Ru Jiang:
Multi-Stage CSM Timing Waveform Propagation Accelerated by NLDM Assistance. 83-90
Session 7: Retrospective and Prospective of Physical Design
- Zhuo Li, David Stratman:
Invited: The Future of Functional ECO Automation and Logical Equivalence Checking for Advanced Digital Design Flows. 91-92 - Vidya A. Chhabria, Jiang Hu, Andrew B. Kahng, Sachin S. Sapatnekar:
Invited: Toward an ML EDA Commons: Establishing Standards, Accessibility, and Reproducibility in ML-driven EDA Research. 93-101 - Gona Rahmaniani, Matthew Guthaus, Laleh Behjat:
Invited: Mapping Two Decades of Innovation: Lessons from 25 Years of ISPD Research. 102-110
Session 8: Second Keynote
- Chuck J. Alpert, Vitali Karasenko, Connie O'Shea:
Invited: How Automotive Functional Safety is Disrupting Digital Implementation. 111-115
Session 9: AI for Chip Design
- Yuan Pu, Fangzhou Liu, Zhuolun He, Keren Zhu, Rongliang Fu, Ziyi Wang, Tsung-Yi Ho, Bei Yu:
HeLO: A Heterogeneous Logic Optimization Framework by Hierarchical Clustering and Graph Learning. 116-124 - Fangzhou Liu, Guannan Guo, Yuyang Ye, Ziyi Wang, Wenjie Fu, Weihua Sheng, Bei Yu:
GraphCAD: Leveraging Graph Neural Networks for Accuracy Prediction Handling Crosstalk-affected Delays. 125-133 - Qijing Wang, Liang Xiao, Evangeline F. Y. Young:
Invited: AI-assisted Routing. 134-142
Session 10: LLM for Chip Design
- Chen-Chia Chang, Chia-Tung Ho, Yaguang Li, Yiran Chen, Haoxing Ren:
DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent. 143-151 - Yi-Chen Lu, Kishor Kunal, Geraldo Pradipta, Rongjian Liang, Ravikishore Gandikota, Haoxing Ren:
LEGO-Size: LLM-Enhanced GPU-Optimized Signoff-Accurate Differentiable VLSI Gate Sizing in Advanced Nodes. 152-162 - Seokhyeong Kang:
Invited: Artificial Netlist Generation for Enhanced Circuit Data Augmentation. 163
Session 11: Cell Design
- Byeonggon Kang, Ying Yuan, Yucheng Wang, Bill Lin, Chung-Kuan Cheng:
Cell-Flex Metrics for Designing Optimal Standard Cell Layout with Enhanced Cell Layout Flexibility. 164-172 - Ting-Wei Lee, Ting Xin Lin, Yih-Lang Li:
Scalable CFET Cell Library Synthesis with A DRC-Aware Lookup Table to Optimize Valid Pin Access. 173-181 - Junzhuo Zhou, Haoxuan Xia, Wei W. Xing, Ting-Jung Lin, Li Huang, Lei He:
LVFGen: Efficient Liberty Variation Format (LVF) Generation Using Variational Analysis and Active Learning. 182-190 - Tianjia Zhou, Cheng Chang, Li Huang, Jingyun Gu, Zexin Ji, Xiangyang Liu, Hailang Liang, Zhanfei Chen, Ting-Jung Lin, Song Wang, Na Bai, Zhengping Li, Lei He:
Abuttable Analog Cell Library and Automatic AMS Layout. 191-199
Session 12: 3D IC Part I
- Pruek Vanna-Iampikul, Jun-Sik Yoon, Chaeryung Park, Gary Yeap, Sung Kyu Lim:
Placement-Aware 3D Net-to-Pad Assignment for Array-Style Hybrid Bonding 3D ICs. 200-208 - Yuxuan Zhao, Lancheng Zou, Bei Yu:
Invited: Physical Design for Advanced 3D ICs: Challenges and Solutions. 209-216 - Boris Vaisband:
Invited: Chiplet-Based Integration - Scale-Down and Scale-Out. 217
Session 13: Lifetime Achievement Session
- Bryan Preas:
Invited: Innovation in Times of Technology Disruption. 218-219 - David Z. Pan:
Invited: Shaping the Future of Interconnected Physical Design. 220-221 - Jason Cong:
Invited: Coping with Interconnects. 222-230
Session 14: Third Keynote
- Henry Sheng:
Invited: Automation and Optimization of Heterogeneous Multi-Die Systems. 231-232
Session 15: 3D IC Part II
- Zheng Yang, Zhen Zhuang, Bei Yu, Tsung-Yi Ho, Martin D. F. Wong, Sung Kyu Lim:
ML-Based Fine-Grained Modeling of DC Current Crowding in Power Delivery TSVs for Face-to-Face 3D ICs. 233-241 - Amaan Rahman, Hang Yang, Cong Hao, Sung Kyu Lim:
Invited: Modeling and Design Methodology for Backside Integration of Voltage Converters. 242-250 - Emrah Acar:
Invited: Next-Generation Power Integrity Concepts and Applications for Physical Design. 251
Session 16: Contest Results and Closing Remarks
- Rongjian Liang, Anthony Agnesina, Wen-Hao Liu, Matt Liberty, Hsin-Tzu Chang, Haoxing Ren:
Invited: ISPD 2025 Performance-Driven Large Scale Global Routing Contest. 252-256
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-04-19 21:46 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
