default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID13th DAC 1976: San Francisco, California, USA
- Donald J. Humcke, J. Michael Galey, Stephen A. Szygenda, Pat O. Pistilli, Nitta P. Dooner, Judith G. Brinsfield, J. S. Olila:
Proceedings of the 13th Design Automation Conference, DAC '76, San Francisco, California, USA, June 28-30, 1976. ACM 1976 - Sze-Keung Lee, Walter S. Reed:
Finite element mesh generation employing satellite graphics. 1-6 - Andrew J. Rubel, Roger E. Kaufman:
KINSYN: A minicomputer-based interactive mechanism design system. 7-16 - Peter K. Ho:
A preprocessor for structural analysis programs. 17-24 - James Mayfield, Richard M. Burkley:
Applications of a numerical geometry system in engineering. 25-33 - Gerald F. Rabideau, James Farnady:
Interactive graphics package for human engineering and layout of vehicle workspace. 34-41 - Stephen G. Chappell, Prem R. Menon, John F. Pellegrin, A. M. Schowe:
Functional simulation in the lamp system. 42-47 - G. J. Parasch, R. Leon Price:
Development and application of a designer oriented cyclic simulator. 48-53 - C. Chicoix, J. Pedoussat, Norbert Giambiasi:
An accurate time delay model for large digital network simulation. 54-60 - Ernest G. Ulrich:
Non-integral event timing for digital logic simulation. 61-67 - Philip S. Wilcox, H. Rombeek:
F/LOGIC - An interactive fault and logic simulator for digital circuits. 68-73 - William V. Herrick, James R. Sims:
A successful automated IC design system. 74-78 - A. Feller:
Automatic layout of low-cost quick-turnaround random-logic custom LSI devices. 79-85 - Egon Hörbst, R. Prechtl, Will Barker:
Engagement of interactive graphic tools in a CAD-system for digital units. 86-90 - Leonard Marks:
Use of an on-line, time-shared graphics system to design and document printed circuit boards. 91-103 - Harvey N. Lerman:
Computer aided design of printed circuit boards using remote graphics and TSO. 104-108 - Pierre Azéma, Robert Valette, Michel Diaz:
Petri nets as a common tool for design verification and hardware simulation. 109-116 - Sergio Bernstein:
Transmission line models, a unified physical network approach. 117-130 - Herman Daae:
Bandpass filter approximation by interactive graphics. 131-133 - Allan Cytryn, William H. Parsons:
A system for computer assisted planning (Planning ADES). 134-140 - Fatih Akben, S. G. Haider:
A language for selective distortion of spatial structures. 141-150 - Wenliang Wu, Douglas C. Schmidt:
A new routing algorithm for two-sided boards with floating vias. 151-160 - James R. Allen:
A topologically adaptable cellular router. 161-167 - Barry D. Heller, Robert S. Fisher:
An organizational approach to routing printed circuit boards. 168-171 - R. N. Piscatelli, P. Tingleff:
A solution to closeness checking of non-orthogonal printed circuit board wiring. 172-178 - Lubomyr M. Zobniw:
Multi-defect real time diagnosis using a single pin probe. 179-185 - Glen D. Vaughn:
CDALGO - a test pattern generation program. 186-193 - Robert W. Rozeboom, Jeri Jane Crowley:
An implementation of computer aided test generation techniques. 194-202 - Robert W. Rozeboom:
Current problems related to LSI functional testing. 203-204 - William A. Johnson:
An automated probing procedure for board testing. 205-213 - Maurice Hanan, Peter K. Wolff Sr., Barbara J. Agule:
Some experimental results on placement techniques. 214-224 - B. Ramakrishna Rau:
A new philosophy for interconnection on multilayer boards. 225-231 - A. J. Goldstein, A. B. Lesk:
Common feature techniques for discrete optimization. 232-244 - Ryotaro Kamikawai, Kuniaki Kishida, Akira Osawa, Isao Yasuda, Tsuneyo Chiba:
Placement and routing program for master-slice LSI's. 245-250 - David C. Wilson, Robert J. Smith:
An analytic technique for router comparison. 251-258 - G. L. Patterson, B. H. Phillips:
A proven operational CAD system for P.W.B. design-based on a mini-computer and featuring fully automatic placement and routing. 259-264 - Glenn R. Case:
Analysis of actual fault mechanisms in CMOS logic gates. 265-270 - Ayee Goundan, John P. Hayes:
Partitioning logic circuits to maximize fault resolution. 271-277 - Jerome L. Paul, R. Troy:
SEGMA - A simulation package for conception aid and fault tolerance evaluation of computing systems. 278-284 - Peter L. Ciampi, A. D. Donovan, J. Daniel Nash:
Control and integration of a CAD data base. 285-289 - Peter L. Ciampi, J. Daniel Nash:
Concepts in CAD data base structures. 290-294 - Raymond T. Yeh:
An approach to program verification. 295-300 - Wray Lindsay Buntine, Bryan Preas:
Design rule checking and analysis of IC mask designs. 301-308 - Bryan Preas, Wray Lindsay Buntine, Charles W. Gwyn:
Automatic circuit analysis based on mask information. 309-317 - David W. Hightower:
SLEUTH - a metal-to-metal audit program in an interactive environment. 318-326 - Ivan Dobes, Ron Byrd:
The automatic recognition of silicon gate transistor geometries: An LSI design aid program. 327-335 - Yasuhiro Ikemoto, Toshiki Sugiyama, Kenichi Igarashi, Hiroshi Kano:
Correction and wiring check-system for master-slice LSI. 336-343 - Linda C. Jones, David A. Nelson:
A quantitative assessment of IBM's programming productivity techniques. 344-353 - Norman L. Soong:
The design of program logic. 354-365 - Pat Velderman, Gregory F. Pfister, Pyung June Min:
An approach to interactive graphic programming. 366-370 - Ronald D. Hubbard Jr.:
Language extensibility and program design. 371-376 - James A. Smith, James G. Linders:
Automatic generation of logic diagrams. 377-391 - Roger Rutman:
Non-gridded graphic input. 392-398 - G. Persky, David N. Deutsch, Daniel G. Schweikert:
LTX - a system for the directed automatic design of LSI circuits. 399-407 - Daniel G. Schweikert:
A 2-dimensional placement algorithm for the layout of electrical circuits. 408-416 - G. Persky:
PRO - an automatic string placement program for polycell layout. 417-424 - David N. Deutsch:
A "Dogleg" channel router. 425-433 - Dave Gibson, Scott Nance:
SLIC - Symbolic Layout of Integrated Circuits. 434-440 - William M. van Cleemput:
On the topological aspects of the circuit layout problem. 441-450 - A. R. Pierce:
The literature of software engineering: Description and guide. 451-461 - Mathew N. Matelan:
Automating the design of microprocessor-based real time control systems. 462-469 - Lawrence Robinson:
Specification techniques. 470-478 - Jayadev Misra:
A principle of algorithm design on limited problem domain. 479-483 - Peter Freeman:
Software reliability and design: A survey. 484-494 - Grigore A. Cividjian, Profir Degeratu, Oleg Cernian:
The calculation of the dimensions for an electromagnet with a T armature. 495-501
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-29 23:09 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
