{"id":"https:\/\/openalex.org\/W2031095392","doi":"https:\/\/doi.org\/10.1145\/2435264.2435267","title":"Cross-platform FPGA accelerator development using CoRAM and CONNECT","display_name":"Cross-platform FPGA accelerator development using CoRAM and CONNECT","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https:\/\/openalex.org\/W2031095392","doi":"https:\/\/doi.org\/10.1145\/2435264.2435267","mag":"2031095392"},"language":"en","primary_location":{"id":"doi:10.1145\/2435264.2435267","is_oa":false,"landing_page_url":"https:\/\/doi.org\/10.1145\/2435264.2435267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https:\/\/openalex.org\/A5064639991","display_name":"Eric S. Chung","orcid":null},"institutions":[{"id":"https:\/\/openalex.org\/I1290206253","display_name":"Microsoft (United States)","ror":"https:\/\/ror.org\/00d0nc645","country_code":"US","type":"company","lineage":["https:\/\/openalex.org\/I1290206253"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric S. Chung","raw_affiliation_strings":["Microsoft Research, Mountain View, CA, USA","Microsoft Research, Mountain View, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Mountain View, CA, USA","institution_ids":["https:\/\/openalex.org\/I1290206253"]},{"raw_affiliation_string":"Microsoft Research, Mountain View, CA, USA#TAB#","institution_ids":["https:\/\/openalex.org\/I1290206253"]}]},{"author_position":"middle","author":{"id":"https:\/\/openalex.org\/A5069512237","display_name":"Michael Papamichael","orcid":null},"institutions":[{"id":"https:\/\/openalex.org\/I74973139","display_name":"Carnegie Mellon University","ror":"https:\/\/ror.org\/05x2bcf33","country_code":"US","type":"education","lineage":["https:\/\/openalex.org\/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael K. Papamichael","raw_affiliation_strings":["Carnegie Mellon, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon, Pittsburgh, PA, USA","institution_ids":["https:\/\/openalex.org\/I74973139"]}]},{"author_position":"middle","author":{"id":"https:\/\/openalex.org\/A5082282602","display_name":"Gabriel Weisz","orcid":null},"institutions":[{"id":"https:\/\/openalex.org\/I74973139","display_name":"Carnegie Mellon University","ror":"https:\/\/ror.org\/05x2bcf33","country_code":"US","type":"education","lineage":["https:\/\/openalex.org\/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabriel Weisz","raw_affiliation_strings":["Carnegie Mellon, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon, Pittsburgh, PA, USA","institution_ids":["https:\/\/openalex.org\/I74973139"]}]},{"author_position":"last","author":{"id":"https:\/\/openalex.org\/A5019376179","display_name":"James C. Hoe","orcid":"https:\/\/orcid.org\/0000-0002-9302-5287"},"institutions":[{"id":"https:\/\/openalex.org\/I74973139","display_name":"Carnegie Mellon University","ror":"https:\/\/ror.org\/05x2bcf33","country_code":"US","type":"education","lineage":["https:\/\/openalex.org\/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James C. Hoe","raw_affiliation_strings":["Carnegie Mellon, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon, Pittsburgh, PA, USA","institution_ids":["https:\/\/openalex.org\/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https:\/\/openalex.org\/A5064639991"],"corresponding_institution_ids":["https:\/\/openalex.org\/I1290206253"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64875925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https:\/\/openalex.org\/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},"topics":[{"id":"https:\/\/openalex.org\/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},{"id":"https:\/\/openalex.org\/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1708","display_name":"Hardware and Architecture"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},{"id":"https:\/\/openalex.org\/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1708","display_name":"Hardware and Architecture"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https:\/\/openalex.org\/keywords\/computer-science","display_name":"Computer science","score":0.7813830375671387},{"id":"https:\/\/openalex.org\/keywords\/debugging","display_name":"Debugging","score":0.7046372890472412},{"id":"https:\/\/openalex.org\/keywords\/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6510424613952637},{"id":"https:\/\/openalex.org\/keywords\/architecture","display_name":"Architecture","score":0.631267786026001},{"id":"https:\/\/openalex.org\/keywords\/computer-architecture","display_name":"Computer architecture","score":0.36725810170173645},{"id":"https:\/\/openalex.org\/keywords\/embedded-system","display_name":"Embedded system","score":0.34387946128845215},{"id":"https:\/\/openalex.org\/keywords\/operating-system","display_name":"Operating system","score":0.2962184548377991}],"concepts":[{"id":"https:\/\/openalex.org\/C41008148","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q21198","display_name":"Computer science","level":0,"score":0.7813830375671387},{"id":"https:\/\/openalex.org\/C168065819","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q845566","display_name":"Debugging","level":2,"score":0.7046372890472412},{"id":"https:\/\/openalex.org\/C42935608","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6510424613952637},{"id":"https:\/\/openalex.org\/C123657996","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q12271","display_name":"Architecture","level":2,"score":0.631267786026001},{"id":"https:\/\/openalex.org\/C118524514","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q173212","display_name":"Computer architecture","level":1,"score":0.36725810170173645},{"id":"https:\/\/openalex.org\/C149635348","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q193040","display_name":"Embedded system","level":1,"score":0.34387946128845215},{"id":"https:\/\/openalex.org\/C111919701","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q9135","display_name":"Operating system","level":1,"score":0.2962184548377991},{"id":"https:\/\/openalex.org\/C153349607","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q36649","display_name":"Visual arts","level":1,"score":0},{"id":"https:\/\/openalex.org\/C142362112","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q735","display_name":"Art","level":0,"score":0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145\/2435264.2435267","is_oa":false,"landing_page_url":"https:\/\/doi.org\/10.1145\/2435264.2435267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https:\/\/metadata.un.org\/sdg\/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https:\/\/openalex.org\/W1976878754","https:\/\/openalex.org\/W2091990457","https:\/\/openalex.org\/W2112678088"],"related_works":["https:\/\/openalex.org\/W2096844293","https:\/\/openalex.org\/W2978026406","https:\/\/openalex.org\/W2363944576","https:\/\/openalex.org\/W1999657508","https:\/\/openalex.org\/W2399091034","https:\/\/openalex.org\/W2351581202","https:\/\/openalex.org\/W2366922255","https:\/\/openalex.org\/W2351041855","https:\/\/openalex.org\/W2570254841","https:\/\/openalex.org\/W1967938402"],"abstract_inverted_index":{"The":[0,66,73,107,152,177],"CoRAM":[1,18,55,82,104,119,174,214],"memory":[2,128],"architecture":[3],"is":[4,68],"an":[5,78],"easy-to-use":[6],"and":[7,27,35,58,85,120,165,175,186,205,215],"portable":[8],"abstraction":[9],"for":[10,150,173,211],"FPGA":[11,20,33],"accelerator":[12],"development":[13,105],"[1,":[14],"2].":[15],"Using":[16],"the":[17,50,54,59,81,103,111,139,147,156,193,196],"framework,":[19],"developers":[21],"can":[22],"write":[23],"their":[24],"applications":[25],"once":[26],"re-target":[28],"them":[29],"automatically":[30],"to":[31,98,161],"different":[32],"platforms":[34],"devices":[36],"(e.g.,":[37],"Xilinx":[38],"ML605,":[39],"Altera":[40],"DE4,":[41],"ZYNQ-702,":[42],"etc).":[43],"In":[44],"this":[45,218],"tutorial,":[46],"participants":[47,91],"will":[48,76,92,113,158],"learn":[49],"key":[51],"concepts":[52],"of":[53,80,110,155,183,202],"Virtual":[56,83],"Architecture":[57,84],"underlying":[60],"CONNECT":[61,140],"Network-on-Chip":[62],"generation":[63,142],"framework":[64,143],"[3].":[65],"tutorial":[67,112,157,178],"organized":[69],"into":[70],"three":[71],"parts.":[72],"first":[74],"part":[75,109,154],"provide":[77,114],"overview":[79],"include":[86,127],"a":[87,95,115,136,170,180],"hands-on":[88,194],"section":[89],"where":[90],"work":[93],"on":[94,138,192,217],"small":[96],"example":[97],"get":[99],"first-hand":[100],"experience":[101],"with":[102,200],"flow.":[106],"second":[108],"beneath-the-hood":[116],"look":[117],"at":[118],"cover":[121],"more":[122,162],"advanced":[123,163],"topics.":[124],"These":[125],"topics":[126],"loading,":[129],"user":[130],"I\/O,":[131],"debugging,":[132],"as":[133,135,146,167,169],"well":[134,168],"segment":[137],"NoC":[141],"which":[144],"serves":[145],"on-chip":[148],"interconnect":[149],"CoRAM.":[151],"final":[153],"be":[159],"devoted":[160],"exercises":[164],"demos,":[166],"Q&A":[171],"session":[172],"CONNECT.":[176],"assumes":[179],"basic":[181],"understanding":[182],"RTL":[184],"design":[185],"C":[187],"programming.":[188],"To":[189],"join":[190],"in":[191],"exercise,":[195],"attendees":[197],"need":[198],"laptops":[199],"15GB":[201],"free":[203],"space":[204],"VirtualBox":[206],"installed.":[207],"Please":[208],"visit":[209],"http:\/\/www.ece.cmu.edu\/~coram":[210],"information":[212],"about":[213],"updates":[216],"tutorial.":[219]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}