{"id":"https:\/\/openalex.org\/W2149793065","doi":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303116","title":"Dynamic reconfiguration of distributed arithmetic controllers: design space exploration and trade-off analysis","display_name":"Dynamic reconfiguration of distributed arithmetic controllers: design space exploration and trade-off analysis","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https:\/\/openalex.org\/W2149793065","doi":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303116","mag":"2149793065"},"language":"en","primary_location":{"id":"doi:10.1109\/ipdps.2004.1303116","is_oa":false,"landing_page_url":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https:\/\/openalex.org\/A5022318975","display_name":"Klaus Danne","orcid":null},"institutions":[{"id":"https:\/\/openalex.org\/I206945453","display_name":"Paderborn University","ror":"https:\/\/ror.org\/058kzsd48","country_code":"DE","type":"education","lineage":["https:\/\/openalex.org\/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"K. Danne","raw_affiliation_strings":["Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany","institution_ids":["https:\/\/openalex.org\/I206945453"]}]},{"author_position":"last","author":{"id":"https:\/\/openalex.org\/A5081869234","display_name":"Christophe Bobda","orcid":"https:\/\/orcid.org\/0000-0002-9042-9470"},"institutions":[{"id":"https:\/\/openalex.org\/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https:\/\/ror.org\/00f7hpc57","country_code":"DE","type":"education","lineage":["https:\/\/openalex.org\/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Bobda","raw_affiliation_strings":["Hardware\/Software Codesign Institute, University of Erlangen Nuremberg, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware\/Software Codesign Institute, University of Erlangen Nuremberg, Erlangen, Germany","institution_ids":["https:\/\/openalex.org\/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https:\/\/openalex.org\/A5022318975"],"corresponding_institution_ids":["https:\/\/openalex.org\/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.7923,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73298365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"140","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https:\/\/openalex.org\/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1708","display_name":"Hardware and Architecture"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},"topics":[{"id":"https:\/\/openalex.org\/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1708","display_name":"Hardware and Architecture"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},{"id":"https:\/\/openalex.org\/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1708","display_name":"Hardware and Architecture"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},{"id":"https:\/\/openalex.org\/T11697","display_name":"Numerical Methods and Algorithms","score":0.9977999925613403,"subfield":{"id":"https:\/\/openalex.org\/subfields\/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https:\/\/openalex.org\/fields\/17","display_name":"Computer Science"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https:\/\/openalex.org\/keywords\/control-reconfiguration","display_name":"Control reconfiguration","score":0.9100099205970764},{"id":"https:\/\/openalex.org\/keywords\/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8736898303031921},{"id":"https:\/\/openalex.org\/keywords\/computer-science","display_name":"Computer science","score":0.7864018678665161},{"id":"https:\/\/openalex.org\/keywords\/task","display_name":"Task (project management)","score":0.6065328121185303},{"id":"https:\/\/openalex.org\/keywords\/computation","display_name":"Computation","score":0.5638271570205688},{"id":"https:\/\/openalex.org\/keywords\/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5017075538635254},{"id":"https:\/\/openalex.org\/keywords\/embedded-system","display_name":"Embedded system","score":0.4914771318435669},{"id":"https:\/\/openalex.org\/keywords\/mechatronics","display_name":"Mechatronics","score":0.4757542312145233},{"id":"https:\/\/openalex.org\/keywords\/design-space-exploration","display_name":"Design space exploration","score":0.4410889148712158},{"id":"https:\/\/openalex.org\/keywords\/graph","display_name":"Graph","score":0.4357908368110657},{"id":"https:\/\/openalex.org\/keywords\/computer-architecture","display_name":"Computer architecture","score":0.4205598533153534},{"id":"https:\/\/openalex.org\/keywords\/parallel-computing","display_name":"Parallel computing","score":0.3743157386779785},{"id":"https:\/\/openalex.org\/keywords\/distributed-computing","display_name":"Distributed computing","score":0.35328221321105957},{"id":"https:\/\/openalex.org\/keywords\/theoretical-computer-science","display_name":"Theoretical computer science","score":0.20080843567848206},{"id":"https:\/\/openalex.org\/keywords\/algorithm","display_name":"Algorithm","score":0.13820880651474},{"id":"https:\/\/openalex.org\/keywords\/artificial-intelligence","display_name":"Artificial intelligence","score":0.07501918077468872}],"concepts":[{"id":"https:\/\/openalex.org\/C119701452","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9100099205970764},{"id":"https:\/\/openalex.org\/C42935608","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8736898303031921},{"id":"https:\/\/openalex.org\/C41008148","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q21198","display_name":"Computer science","level":0,"score":0.7864018678665161},{"id":"https:\/\/openalex.org\/C2780451532","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q759676","display_name":"Task (project management)","level":2,"score":0.6065328121185303},{"id":"https:\/\/openalex.org\/C45374587","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q12525525","display_name":"Computation","level":2,"score":0.5638271570205688},{"id":"https:\/\/openalex.org\/C142962650","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5017075538635254},{"id":"https:\/\/openalex.org\/C149635348","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q193040","display_name":"Embedded system","level":1,"score":0.4914771318435669},{"id":"https:\/\/openalex.org\/C28704281","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q180165","display_name":"Mechatronics","level":2,"score":0.4757542312145233},{"id":"https:\/\/openalex.org\/C2776221188","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q21072556","display_name":"Design space exploration","level":2,"score":0.4410889148712158},{"id":"https:\/\/openalex.org\/C132525143","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q141488","display_name":"Graph","level":2,"score":0.4357908368110657},{"id":"https:\/\/openalex.org\/C118524514","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q173212","display_name":"Computer architecture","level":1,"score":0.4205598533153534},{"id":"https:\/\/openalex.org\/C173608175","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q232661","display_name":"Parallel computing","level":1,"score":0.3743157386779785},{"id":"https:\/\/openalex.org\/C120314980","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q180634","display_name":"Distributed computing","level":1,"score":0.35328221321105957},{"id":"https:\/\/openalex.org\/C80444323","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.20080843567848206},{"id":"https:\/\/openalex.org\/C11413529","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q8366","display_name":"Algorithm","level":1,"score":0.13820880651474},{"id":"https:\/\/openalex.org\/C154945302","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07501918077468872},{"id":"https:\/\/openalex.org\/C162324750","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q8134","display_name":"Economics","level":0,"score":0},{"id":"https:\/\/openalex.org\/C187736073","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q2920921","display_name":"Management","level":1,"score":0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109\/ipdps.2004.1303116","is_oa":false,"landing_page_url":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.59.8945","is_oa":false,"landing_page_url":"http:\/\/citeseerx.ist.psu.edu\/viewdoc\/summary?doi=10.1.1.59.8945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http:\/\/wwwcs.uni-paderborn.de\/cs\/ag-platzner\/danne\/pub\/.\/DaBo2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https:\/\/metadata.un.org\/sdg\/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https:\/\/openalex.org\/W1535835247","https:\/\/openalex.org\/W1544118226","https:\/\/openalex.org\/W1562700712","https:\/\/openalex.org\/W1617067953","https:\/\/openalex.org\/W1830708738","https:\/\/openalex.org\/W1991900639","https:\/\/openalex.org\/W2037601577","https:\/\/openalex.org\/W2095603848","https:\/\/openalex.org\/W2146018367","https:\/\/openalex.org\/W6636497025"],"related_works":["https:\/\/openalex.org\/W2135053878","https:\/\/openalex.org\/W2941434274","https:\/\/openalex.org\/W4249632163","https:\/\/openalex.org\/W2797161794","https:\/\/openalex.org\/W2096938998","https:\/\/openalex.org\/W1760305469","https:\/\/openalex.org\/W2103526090","https:\/\/openalex.org\/W2340647897","https:\/\/openalex.org\/W2808484818","https:\/\/openalex.org\/W1574948540"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"This":[4],"work":[5],"explores":[6],"various":[7,64],"solutions":[8],"to":[9,30,36,109,117],"implement":[10],"an":[11,49],"application":[12,135],"using":[13],"runtime":[14],"reconfigurable":[15],"field":[16],"programmable":[17],"gate":[18],"arrays":[19],"(FPGA).":[20],"The":[21,112,125],"example":[22],"is":[23,40,46,86],"a":[24,41],"mechatronic":[25],"control":[26],"system":[27],"which":[28],"has":[29],"adapt":[31],"its":[32,54,59],"behavior":[33],"from":[34],"time":[35],"time.":[37,61],"Our":[38],"model":[39],"task-graph":[42],"where":[43],"every":[44,100],"task":[45],"associated":[47],"with":[48,92],"hardware":[50],"module":[51],"characterized":[52],"by":[53],"required":[55],"FPGA":[56],"resource":[57,94],"and":[58,96,106],"execution":[60,97],"We":[62,88,102],"propose":[63],"mappings":[65],"of":[66,75,121,141,151],"the":[67,70,73,76,79,119,122,129,134,139,142,148,152],"tasks":[68,77,143],"onto":[69],"FPGA.":[71,154],"For":[72],"implementation":[74],"themselves":[78],"computation":[80],"technique":[81],"known":[82],"as":[83,144,146],"distributed":[84],"arithmetic":[85],"used.":[87],"achieve":[89],"numerous":[90],"alternatives":[91],"different":[93],"consumptions":[95],"times":[98],"for":[99],"task.":[101],"estimate":[103],"these":[104],"characteristics":[105,120],"compare":[107],"them":[108],"synthesis":[110],"results.":[111],"received":[113],"values":[114],"are":[115],"used":[116,153],"get":[118],"over-all":[123],"system.":[124],"results":[126],"show":[127],"that":[128],"optimal":[130],"mapping":[131],"depends":[132],"on":[133,138,147],"timing":[136],"constrains,":[137],"complexity":[140],"well":[145],"reconfiguration":[149],"speed":[150]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}