{"id":"https:\/\/openalex.org\/W2162204589","doi":"https:\/\/doi.org\/10.1109\/icvd.1996.489627","title":"KANSYS: a CAD tool for analog circuit synthesis","display_name":"KANSYS: a CAD tool for analog circuit synthesis","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https:\/\/openalex.org\/W2162204589","doi":"https:\/\/doi.org\/10.1109\/icvd.1996.489627","mag":"2162204589"},"language":"en","primary_location":{"id":"doi:10.1109\/icvd.1996.489627","is_oa":false,"landing_page_url":"https:\/\/doi.org\/10.1109\/icvd.1996.489627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 9th International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https:\/\/openalex.org\/A5024328265","display_name":"Shilpi Gupta","orcid":"https:\/\/orcid.org\/0000-0003-2967-4482"},"institutions":[{"id":"https:\/\/openalex.org\/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https:\/\/ror.org\/05pjsgx75","country_code":"IN","type":"education","lineage":["https:\/\/openalex.org\/I94234084"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S.K. Gupta","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India","institution_ids":["https:\/\/openalex.org\/I94234084"]}]},{"author_position":"last","author":{"id":"https:\/\/openalex.org\/A5042546460","display_name":"Maodudul Hasan","orcid":"https:\/\/orcid.org\/0000-0001-8866-9195"},"institutions":[{"id":"https:\/\/openalex.org\/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https:\/\/ror.org\/05pjsgx75","country_code":"IN","type":"education","lineage":["https:\/\/openalex.org\/I94234084"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.M. Hasan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Kanpur, India","institution_ids":["https:\/\/openalex.org\/I94234084"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https:\/\/openalex.org\/A5024328265"],"corresponding_institution_ids":["https:\/\/openalex.org\/I94234084"],"apc_list":null,"apc_paid":null,"fwci":0.3394,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.63029883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https:\/\/openalex.org\/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https:\/\/openalex.org\/subfields\/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https:\/\/openalex.org\/fields\/22","display_name":"Engineering"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},"topics":[{"id":"https:\/\/openalex.org\/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https:\/\/openalex.org\/subfields\/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https:\/\/openalex.org\/fields\/22","display_name":"Engineering"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},{"id":"https:\/\/openalex.org\/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https:\/\/openalex.org\/subfields\/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https:\/\/openalex.org\/fields\/22","display_name":"Engineering"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}},{"id":"https:\/\/openalex.org\/T11527","display_name":"3D IC and TSV technologies","score":0.998199999332428,"subfield":{"id":"https:\/\/openalex.org\/subfields\/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https:\/\/openalex.org\/fields\/22","display_name":"Engineering"},"domain":{"id":"https:\/\/openalex.org\/domains\/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https:\/\/openalex.org\/keywords\/computer-science","display_name":"Computer science","score":0.6521851420402527},{"id":"https:\/\/openalex.org\/keywords\/cad","display_name":"CAD","score":0.6044784784317017},{"id":"https:\/\/openalex.org\/keywords\/circuit-design","display_name":"Circuit design","score":0.501657247543335},{"id":"https:\/\/openalex.org\/keywords\/physical-design","display_name":"Physical design","score":0.500131368637085},{"id":"https:\/\/openalex.org\/keywords\/electronic-engineering","display_name":"Electronic engineering","score":0.4774765968322754},{"id":"https:\/\/openalex.org\/keywords\/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4757404327392578},{"id":"https:\/\/openalex.org\/keywords\/computer-aided-design","display_name":"Computer Aided Design","score":0.46903857588768005},{"id":"https:\/\/openalex.org\/keywords\/electronic-circuit","display_name":"Electronic circuit","score":0.4675755798816681},{"id":"https:\/\/openalex.org\/keywords\/analogue-electronics","display_name":"Analogue electronics","score":0.4592549204826355},{"id":"https:\/\/openalex.org\/keywords\/computer-architecture","display_name":"Computer architecture","score":0.4542329013347626},{"id":"https:\/\/openalex.org\/keywords\/process","display_name":"Process (computing)","score":0.4415382742881775},{"id":"https:\/\/openalex.org\/keywords\/electronic-design-automation","display_name":"Electronic design automation","score":0.43523216247558594},{"id":"https:\/\/openalex.org\/keywords\/cmos","display_name":"CMOS","score":0.4198811650276184},{"id":"https:\/\/openalex.org\/keywords\/transistor","display_name":"Transistor","score":0.41966885328292847},{"id":"https:\/\/openalex.org\/keywords\/engineering","display_name":"Engineering","score":0.26888349652290344},{"id":"https:\/\/openalex.org\/keywords\/electrical-engineering","display_name":"Electrical engineering","score":0.19275829195976257},{"id":"https:\/\/openalex.org\/keywords\/embedded-system","display_name":"Embedded system","score":0.16693201661109924},{"id":"https:\/\/openalex.org\/keywords\/engineering-drawing","display_name":"Engineering drawing","score":0.15804091095924377}],"concepts":[{"id":"https:\/\/openalex.org\/C41008148","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q21198","display_name":"Computer science","level":0,"score":0.6521851420402527},{"id":"https:\/\/openalex.org\/C194789388","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q17855283","display_name":"CAD","level":2,"score":0.6044784784317017},{"id":"https:\/\/openalex.org\/C190560348","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q3245116","display_name":"Circuit design","level":2,"score":0.501657247543335},{"id":"https:\/\/openalex.org\/C188817802","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q13426855","display_name":"Physical design","level":3,"score":0.500131368637085},{"id":"https:\/\/openalex.org\/C24326235","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q126095","display_name":"Electronic engineering","level":1,"score":0.4774765968322754},{"id":"https:\/\/openalex.org\/C74524168","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4757404327392578},{"id":"https:\/\/openalex.org\/C119823426","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q184793","display_name":"Computer Aided Design","level":2,"score":0.46903857588768005},{"id":"https:\/\/openalex.org\/C134146338","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4675755798816681},{"id":"https:\/\/openalex.org\/C29074008","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q174925","display_name":"Analogue electronics","level":3,"score":0.4592549204826355},{"id":"https:\/\/openalex.org\/C118524514","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q173212","display_name":"Computer architecture","level":1,"score":0.4542329013347626},{"id":"https:\/\/openalex.org\/C98045186","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q205663","display_name":"Process (computing)","level":2,"score":0.4415382742881775},{"id":"https:\/\/openalex.org\/C64260653","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43523216247558594},{"id":"https:\/\/openalex.org\/C46362747","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q173431","display_name":"CMOS","level":2,"score":0.4198811650276184},{"id":"https:\/\/openalex.org\/C172385210","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q5339","display_name":"Transistor","level":3,"score":0.41966885328292847},{"id":"https:\/\/openalex.org\/C127413603","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q11023","display_name":"Engineering","level":0,"score":0.26888349652290344},{"id":"https:\/\/openalex.org\/C119599485","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q43035","display_name":"Electrical engineering","level":1,"score":0.19275829195976257},{"id":"https:\/\/openalex.org\/C149635348","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q193040","display_name":"Embedded system","level":1,"score":0.16693201661109924},{"id":"https:\/\/openalex.org\/C199639397","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q1788588","display_name":"Engineering drawing","level":1,"score":0.15804091095924377},{"id":"https:\/\/openalex.org\/C165801399","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q25428","display_name":"Voltage","level":2,"score":0},{"id":"https:\/\/openalex.org\/C111919701","wikidata":"https:\/\/www.wikidata.org\/wiki\/Q9135","display_name":"Operating system","level":1,"score":0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109\/icvd.1996.489627","is_oa":false,"landing_page_url":"https:\/\/doi.org\/10.1109\/icvd.1996.489627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 9th International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.44999998807907104,"id":"https:\/\/metadata.un.org\/sdg\/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https:\/\/openalex.org\/W1994218207","https:\/\/openalex.org\/W1999357165","https:\/\/openalex.org\/W2039300364","https:\/\/openalex.org\/W2147849504"],"related_works":["https:\/\/openalex.org\/W2743305891","https:\/\/openalex.org\/W3205162826","https:\/\/openalex.org\/W2122028826","https:\/\/openalex.org\/W4321510758","https:\/\/openalex.org\/W4389672975","https:\/\/openalex.org\/W2110346573","https:\/\/openalex.org\/W2154454108","https:\/\/openalex.org\/W2610167993","https:\/\/openalex.org\/W2056740847","https:\/\/openalex.org\/W1976439278"],"abstract_inverted_index":{"A":[0,22],"CAD":[1],"tool":[2],"for":[3,56],"the":[4,26,62],"synthesis":[5],"of":[6,25,33,40,61],"analog":[7],"circuits":[8,64],"has":[9],"been":[10],"developed.":[11],"The":[12],"approach":[13],"adopted":[14],"is":[15,28,42],"top":[16],"down,":[17],"knowledge":[18,36],"intensive":[19],"hierarchical":[20],"design.":[21],"flattened":[23],"view":[24],"design":[27,35],"not":[29],"however":[30],"lost":[31],"sight":[32],"and":[34,59,67],"over":[37],"various":[38],"levels":[39],"hierarchy":[41],"also":[43],"used":[44],"to":[45],"achieve":[46],"desirable":[47],"performance.":[48],"Practical":[49],"sized":[50],"transistor":[51],"circuit":[52],"designs":[53],"are":[54],"synthesized":[55],"CMOS":[57],"opamps":[58],"some":[60],"functional":[63],"from":[65],"performance":[66],"process":[68],"specifications.":[69]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}