{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T16:53:28Z","timestamp":1758041608059,"version":"3.44.0"},"reference-count":21,"publisher":"Association for Computing Machinery (ACM)","issue":"5","funder":[{"name":"Key Area R & D Program of Guangdong Province","award":["2022B0701180001"],"award-info":[{"award-number":["2022B0701180001"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["U23A20361"],"award-info":[{"award-number":["U23A20361"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,9,30]]},"abstract":"<jats:p>As modern VLSI design advances, the significance of multi-FPGA systems in prototyping and verification is steadily growing. Due to the physical I\/O limitations, the Time-Division Multiplexing (TDM) and I\/O assignment techniques are introduced to solve these problems. However, most multi-FPGA systems primarily focus on inter-FPGA routing while overlooking intra-FPGA routing. In this article, a comprehensive routing framework based on TDM for Multi-FPGA systems (RTMF) is hereby presented. To our knowledge, this is the first attempt to jointly optimize intra-level and inter-level routing in the work of multi-FPGA systems (MFS). The RTMF framework, tailored for system-level and intra-level routing under constrained wiring resources, integrates routing demands within and between FPGAs. Through the integration of TDM technology and adaptive optimization algorithms, RTMF effectively meets routing requirements and delivers efficient solutions. Furthermore, RTMF demonstrates remarkable adaptability, allowing for dynamic adjustments and optimizations to address diverse routing demands and constraints. In comparison to the state-of-the-art methodologies, in benchmark designs with a scale greater than 50,000, our approach on average reduces the maximum routing weight by 59.98% and 46.70%, respectively.<\/jats:p>","DOI":"10.1145\/3760778","type":"journal-article","created":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T10:13:21Z","timestamp":1755252801000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["RTMF: Routing based on TDM for Multi-FPGA System"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-7037-2713","authenticated-orcid":false,"given":"Shiyan","family":"Liang","sequence":"first","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2561-7231","authenticated-orcid":false,"given":"Jingui","family":"Lin","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6251-4642","authenticated-orcid":false,"given":"Dongwei","family":"Liu","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9456-9286","authenticated-orcid":false,"given":"Wenxiong","family":"Lin","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9954-1856","authenticated-orcid":false,"given":"Peng","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9346-6383","authenticated-orcid":false,"given":"Yuzhe","family":"Ma","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology Guangzhou Information Hub","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2117-2412","authenticated-orcid":false,"given":"Tingting","family":"Wu","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]},{"name":"The Hong Kong University of Science and Technology - Guangzhou Campus","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2421-7621","authenticated-orcid":false,"given":"Xiaoming","family":"Xiong","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2842-6439","authenticated-orcid":false,"given":"Shuting","family":"Cai","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}]}],"member":"320","published-online":{"date-parts":[[2025,9,11]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.391737"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"issue":"3","key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1561\/1000000003","article-title":"FPGA design automation: A survey","volume":"1","author":"Chen Deming","year":"2006","unstructured":"Deming Chen, Jason Cong, and Peichen Pan. 2006. FPGA design automation: A survey. Foundations and Trends\u00aein Electronic Design Automation 1, 3 (2006), 195\u2013330.","journal-title":"Foundations and Trends\u00aein Electronic Design Automation"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203878"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3340554"},{"key":"e_1_3_1_7_2","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1145\/3544585.3544600","volume-title":"Proceedings of the Edsger Wybe Dijkstra: His Life, Work, and Legacy","author":"Dijkstra Edsger W.","year":"2022","unstructured":"Edsger W. Dijkstra. 2022. A note on two problems in connexion with graphs. In Proceedings of the Edsger Wybe Dijkstra: His Life, Work, and Legacy. 287\u2013290."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3051270"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2021.9010092"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177542"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3392758"},{"key":"e_1_3_1_12_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Lin Tung-Wei","year":"2020","unstructured":"Tung-Wei Lin, Wei-Chen Tai, Yu-Cheng Lin, and Iris Hui-Ru Jiang. 2020. Routing topology and time-division multiplexing co-optimization for multi-FPGA systems. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643558"},{"key":"e_1_3_1_14_2","first-page":"1","volume-title":"Proceedings of the 2023 IEEE 15th International Conference on ASIC (ASICON)","author":"Mai Jing","year":"2023","unstructured":"Jing Mai, Jiarui Wang, Zhixiong Di, Guojie Luo, Yun Liang, and Yibo Lin. 2023. OpenPARF: An open-source placement and routing framework for large-scale heterogeneous FPGAs with deep learning toolkit. In Proceedings of the 2023 IEEE 15th International Conference on ASIC (ASICON). 1\u20134."},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822106"},{"key":"e_1_3_1_16_2","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","volume-title":"Proceedings of the 3rd International ACM Symposium on Field-Programmable Gate Arrays","author":"McMurchie L.","year":"1995","unstructured":"L. McMurchie and C. Ebeling. 1995. PathFinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the 3rd International ACM Symposium on Field-Programmable Gate Arrays. 111\u2013117."},{"issue":"2","key":"e_1_3_1_17_2","first-page":"55","article-title":"VTR 8: High-performance CAD and customizable FPGA architecture modelling","volume":"13","author":"Murray Kevin E.","year":"2020","unstructured":"Kevin E. Murray, Oleg Petelin, Sheng Zhong, Jia Min Wang, Mohamed Eldafrawy, Jean-Philippe Legault, Eugene Sha, Aaron G. Graham, Jean Wu, Matthew J. P. Walker, et\u00a0al. 2020. VTR 8: High-performance CAD and customizable FPGA architecture modelling. ACM Transactions on Reconfigurable Technology and Systems 13, 2, Article 9 (2020), 55 pages.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"e_1_3_1_18_2","first-page":"1","volume-title":"Proceedings of the 2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","author":"Pui Chak-Wa","year":"2019","unstructured":"Chak-Wa Pui, Gang Wu, Freddy Y. C. Mang, and Evangeline F. Y. Young. 2019. An analytical approach for time-division multiplexing optimization in multi-FPGA based systems. In Proceedings of the 2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP). 1\u20138."},{"key":"e_1_3_1_19_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Su Yu-Hsuan","year":"2019","unstructured":"Yu-Hsuan Su, Richard Sun, and Pei-Hsin Ho. 2019. 2019 CAD contest: System-level FPGA routing with timing division multiplexing technique. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1\u20132."},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1145\/3649476.3658713","volume-title":"Proceedings of the Great Lakes Symposium on VLSI 2024 (GLSVLSI \u201924)","author":"Zang Xinshi","year":"2024","unstructured":"Xinshi Zang, Qin Luo, Zhongwei Shao, Jifeng Zhang, Evangeline F. Y. Young, and Martin D. F. Wong. 2024. Dynamic multi-FPGA prototyping platforms with simultaneous networking, placement and routing. In Proceedings of the Great Lakes Symposium on VLSI 2024 (GLSVLSI \u201924). Association for Computing Machinery, 433\u2013439."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643481"},{"key":"e_1_3_1_22_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Zou Peng","year":"2020","unstructured":"Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, and Yao-Wen Chang. 2020. Time-division multiplexing based system-level FPGA routing for logic verification. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). 1\u20136."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3760778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T12:32:02Z","timestamp":1757593922000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3760778"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,11]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2025,9,30]]}},"alternative-id":["10.1145\/3760778"],"URL":"https:\/\/doi.org\/10.1145\/3760778","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2025,9,11]]},"assertion":[{"value":"2025-03-03","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-08-04","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}