{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:59:48Z","timestamp":1781884788312,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2245247"],"award-info":[{"award-number":["2245247"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3697764","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"794-800","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["K-Gate Lock: Multi-Key Logic Locking Using Input Encoding Against Oracle-Guided Attacks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3149-1968","authenticated-orcid":false,"given":"Kevin","family":"Lopez","sequence":"first","affiliation":[{"name":"California State University Long Beach, Long Beach, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7469-3642","authenticated-orcid":false,"given":"Amin","family":"Rezaei","sequence":"additional","affiliation":[{"name":"California State University Long Beach, Long Beach, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_1_6_1","first-page":"166","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"Yasin Muhammad","year":"2017","unstructured":"Muhammad Yasin, Bodhisatwa Mazumdar, Jeyavijayan J V Rajendran, and Ozgur Sinanoglu. Ttlock: Tenacious and traceless logic locking. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pages 166--166, 2017."},{"issue":"1","key":"e_1_3_2_1_7_1","first-page":"175","article-title":"A security-corruptibility trade-off resilient logic locking scheme","volume":"2020","author":"Shakya Bicky","year":"2020","unstructured":"Bicky Shakya, Xiaolin Xu, Mark Tehranipoor, and Domenic Forte. Cas-lock: A security-corruptibility trade-off resilient logic locking scheme. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020(1):175--202, 2020.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116500"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530372"},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"Proceedings of Design Automation Conference (DAC)","author":"Kamali Hadi Mardani","year":"2019","unstructured":"Hadi Mardani Kamali, Kimia Zamiri Azar, Houman Homayoun, and Avesta Sasan. Full-lock: Hard distributions of sat instances for obfuscating circuits using fully configurable logic and routing blocks. In Proceedings of Design Automation Conference (DAC), pages 1--6, 2019."},{"key":"e_1_3_2_1_11_1","first-page":"147","volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)","author":"Shamsi Kaveh","year":"2018","unstructured":"Kaveh Shamsi, Meng Li, David Z. Pan, and Yier Jin. Cross-lock: Dense layout-level interconnect locking using cross-bar architectures. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI), pages 147--152, 2018."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025135"},{"key":"e_1_3_2_1_14_1","first-page":"1329","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Zhang Yuke","year":"2022","unstructured":"Yuke Zhang, Yinghua Hu, Pierluigi Nuzzo, and Peter A. Beerel. Trilock: Ic protection with tunable corruptibility and resilience to sat and removal attacks. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1329--1334, 2022."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9840128"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00102"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474002"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590219"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"key":"e_1_3_2_1_20_1","first-page":"85","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Rezaei Amin","year":"2018","unstructured":"Amin Rezaei, Yuanqi Shen, Shuyu Kong, Jie Gu, and Hai Zhou. Cyclic locking and memristor-based obfuscation against cycsat and inside foundry attacks. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 85--90, 2018."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473877"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE56030.2022.10014810"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136991"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"e_1_3_2_1_25_1","volume-title":"An enhanced cyclic logic locking approach","author":"Yang Xiang-Min","year":"2021","unstructured":"Xiang-Min Yang, Pei-Pei Chen, Hsiao-Yu Chiang, Chia-Chun Lin, Yung-Chih Chen, and Chun-Yao Wang. Looplock 2.0: An enhanced cyclic logic locking approach. IEEE Transactions on CAD of Integrated Circuits and Systems, 41(1):29--34, 2021."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401458"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2963094"},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Li You","year":"2023","unstructured":"You Li, Guannan Zhao, Yunqi He, and Hai Zhou. Obfuslock: An efficient obfuscated locking framework for circuit ip protection\u2020. In 2023 Design, Automation & Test in Europe Conference & Exhibition, pages 1--6, 2023."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942076"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3387873"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-024-00144-8"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549425"},{"key":"e_1_3_2_1_33_1","first-page":"940","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Shen Yuanqi","year":"2019","unstructured":"Yuanqi Shen, You Li, Shuyu Kong, Amin Rezaei, and Hai Zhou. Sigattack: New high-level sat-based attack on logic encryptions. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 940--943, 2019."},{"key":"e_1_3_2_1_34_1","first-page":"629","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Shen Yuanqi","year":"2018","unstructured":"Yuanqi Shen, Amin Rezaei, and Hai Zhou. Sat-based bit-flipping attack on logic encryptions. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 629--632, 2018."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702267"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_3_2_1_38_1","first-page":"1166","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Limaye Nimisha","year":"2021","unstructured":"Nimisha Limaye, Satwik Patnaik, and Ozgur Sinanoglu. Fa-sat: Fault-aided sat-based attack on compound logic locking techniques. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1166--1171, 2021."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED57927.2023.10129368"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184664"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3340350"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_43_1","volume-title":"PyEDA: Python electronic design automation. https:\/\/github.com\/cjdrake\/pyeda","author":"Drake Chris","year":"2023","unstructured":"Chris Drake. PyEDA: Python electronic design automation. https:\/\/github.com\/cjdrake\/pyeda, 2023."},{"key":"e_1_3_2_1_44_1","volume-title":"Attack tool and benchmarks. https:\/\/bitbucket.org\/kavehshm\/neos","author":"Shamsi Kaveh","year":"2019","unstructured":"Kaveh Shamsi. Attack tool and benchmarks. https:\/\/bitbucket.org\/kavehshm\/neos, 2019."},{"key":"e_1_3_2_1_45_1","volume-title":"EPFL","author":"Amar\u00fa Luca","year":"2015","unstructured":"Luca Amar\u00fa, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. The epfl combinational benchmark suite. Integrated Systems Laboratory (LSI), EPFL, Switzerland, 2015."},{"key":"e_1_3_2_1_46_1","first-page":"1929","volume-title":"1989 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"3","author":"Brglez Franc","year":"1989","unstructured":"Franc Brglez, David Bryan, and Krzysztof Kozminski. Combinational profiles of sequential benchmark circuits. In 1989 IEEE International Symposium on Circuits and Systems (ISCAS), volume 3, pages 1929--1934, 1989."},{"key":"e_1_3_2_1_47_1","volume-title":"Great Lakes Symposium on VLSI","author":"Roshanisefat Shervin","year":"2021","unstructured":"Shervin Roshanisefat, Hadi Mardani Kamali, Houman Homayoun, and Avesta Sasan. Rane: An open-source formal de-obfuscation attack for reverse engineering of logic encrypted circuits. Great Lakes Symposium on VLSI, 2021."},{"key":"e_1_3_2_1_48_1","unstructured":"Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc."}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697764","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697764","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3697764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:50Z","timestamp":1750295870000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3697764"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":48,"alternative-id":["10.1145\/3658617.3697764","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3697764","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}