{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:16:23Z","timestamp":1760800583836,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2022,12,24]],"date-time":"2022-12-24T00:00:00Z","timestamp":1671840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,3,31]]},"abstract":"<jats:p>\n            Low-power analog design is a hot topic for various power efficient applications. Sizing low-power analog circuits is not easy because the increasing uncertainties from low-voltage techniques magnify process variation effects on the design yield. Simulation-based approaches are often adopted for analog circuit sizing because of its high accuracy and adaptability in different cases. However, if process variation is also considered, the huge number of simulations becomes almost infeasible for large circuits. Although there are some recent works that adopt\n            <jats:bold>machine learning (ML)<\/jats:bold>\n            techniques to speed up the optimization process, the process variation effects are still hard to be considered in those approaches. Using the popular\n            <jats:bold>evolutionary algorithm (EA)<\/jats:bold>\n            as an example, this paper proposes an ML-assisted prediction model to speed up the variation-aware circuit sizing technique for low-voltage analog circuits. By predicting the likelihood for a design that has worse performance, the enhanced EA process is able to skip many unnecessary simulations to reduce the convergence time. Moreover, a novel force-directed model is proposed to guide the optimization toward better yield. Based on the performance of prior circuit samples in the EA optimization, the proposed force model is able to predict the likelihood of a design that has better yield without time-consuming Monte Carlo simulations. Compared with prior works, the proposed approach significantly reduces the number of simulations in the yield-aware EA optimization, which helps to generate practical low-voltage designs with high reliability and low cost.\n          <\/jats:p>","DOI":"10.1145\/3567422","type":"journal-article","created":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T12:59:12Z","timestamp":1665665952000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Machine Learning Assisted Circuit Sizing Approach for Low-Voltage Analog Circuits with Efficient Variation-Aware Optimization"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0146-9746","authenticated-orcid":false,"given":"Ling-Yen","family":"Song","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan, R.O.C."}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9566-8625","authenticated-orcid":false,"given":"Chih-Yun","family":"Chou","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan, R.O.C."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4419-3655","authenticated-orcid":false,"given":"Tung-Chieh","family":"Kuo","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan, R.O.C."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4907-898X","authenticated-orcid":false,"given":"Chien-Nan","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan, R.O.C."}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5961-7863","authenticated-orcid":false,"given":"Juinn-Dar","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan, R.O.C."}]}],"member":"320","published-online":{"date-parts":[[2022,12,24]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7418-1"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-010-9491-7"},{"key":"e_1_3_1_5_2","unstructured":"Near-threshold and subthreshold logic. Guides - Tech Design Forum Techniques . May 2014 from https:\/\/reurl.cc\/Rj1o96."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.834536"},{"key":"e_1_3_1_7_2","first-page":"220","article-title":"Design of a 0.8 volt fully differential CMOS OTA using the bulk-driven technique","volume":"1","author":"Haga Yasutaka","year":"2005","unstructured":"Yasutaka Haga, Hashem Zare-Hoseini, Laurence Berkovi, and Izzet Kale. 2005. Design of a 0.8 volt fully differential CMOS OTA using the bulk-driven technique. ISCAS2005 1 (2004), 220\u2013223.","journal-title":"ISCAS2005"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342549"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES51350.2021.9488996"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2656161"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7418-1"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037881"},{"key":"e_1_3_1_13_2","volume-title":"Design Automation Conf.","author":"Xu Y.","year":"2005","unstructured":"Y. Xu, K.-L. Hsiung, X. Li, I. Nausieda, S. Boyd, and L. Pileggi. 2005. OPERA: Optimization with ellipsoidal uncertainty for robust analog IC Design. Design Automation Conf., 2005."},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICM48031.2019.9021474"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2190069"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376987"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00065"},{"key":"e_1_3_1_19_2","article-title":"Sensitivity analysis in the optimal sizing of analog ICs by evolutionary algorithms","author":"Guerra-Gomez I.","year":"2013","unstructured":"I. Guerra-Gomez, E. Tlelo-Cuautle, and L. G. de la Fraga. 2013. Sensitivity analysis in the optimal sizing of analog ICs by evolutionary algorithms. IEEE Congress on Evolutionary Computation 2013.","journal-title":"IEEE Congress on Evolutionary Computation"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456971"},{"key":"e_1_3_1_22_2","volume-title":"IEEE Design, Automation and Test in Europe","author":"De Smedt B.","year":"2003","unstructured":"B. De Smedt and G. G. E. Gielen. 2003. HOLMES: Capturing the yield optimized design space boundaries of analog and RF integrated circuits. IEEE Design, Automation and Test in Europe."},{"key":"e_1_3_1_23_2","article-title":"Generation of yield-aware pareto surfaces for hierarchical circuit design space exploration","author":"Tiwary S.","year":"2006","unstructured":"S. Tiwary, P. Tiwary, and R. Rutenbar. 2006. Generation of yield-aware pareto surfaces for hierarchical circuit design space exploration. IEEE\/ACM Design Automation Conf. 2006.","journal-title":"IEEE\/ACM Design Automation Conf."},{"key":"e_1_3_1_24_2","volume-title":"IEEE Design Automation Conf.","author":"Yan L.","year":"2009","unstructured":"L. Yan and V. Stojanovic. 2009. Yield-driven iterative robust circuit optimization algorithm. IEEE Design Automation Conf. 2009."},{"key":"e_1_3_1_25_2","article-title":"Globally reliable variation-aware sizing of analog integrated circuits via response surfaces and structural homotopy","author":"McConaghy T.","year":"2009","unstructured":"T. McConaghy and G. G. E. Gielen. 2009. Globally reliable variation-aware sizing of analog integrated circuits via response surfaces and structural homotopy. IEEE Trans. on CAD.","journal-title":"IEEE Trans. on CAD."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106850"},{"key":"e_1_3_1_27_2","first-page":"1954","article-title":"An efficient Bayesian optimization approach for automated optimization of analog circuits","author":"Lyu W.","year":"2018","unstructured":"W. Lyu, P. Xue, F. Yang, C. Yan, Z. Hong, X. Zeng, et al. 2018. An efficient Bayesian optimization approach for automated optimization of analog circuits. IEEE Trans. on CAS-I (2018), 1954\u20131967.","journal-title":"IEEE Trans. on CAS-I"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778061"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120547"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415686"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.13164\/re.2018.0171"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"e_1_3_1_35_2","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/ESSCIRC.1989.5468066","volume-title":"European Solid-State Circuits Conference","author":"Gielen G.","year":"1989","unstructured":"G. Gielen, H. Walscharts, and W. Sansen. 1989. Analog circuit design optimization based on symbolic simulation and simulated annealing. European Solid-State Circuits Conference (1989), 252\u2013255."},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9361-3"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.808914"},{"key":"e_1_3_1_38_2","article-title":"Behavior-level yield enhancement approach for large-scaled analog circuits","author":"Kuo C.","year":"2010","unstructured":"C. Kuo, Y. Chen, I. Tsai, L. Chan, and C. J. Liu. 2010. Behavior-level yield enhancement approach for large-scaled analog circuits. IEEE\/ACM Design Automation Conf. 2010.","journal-title":"IEEE\/ACM Design Automation Conf"},{"key":"e_1_3_1_39_2","unstructured":"Phower. 2020. Analog: Inversion coefficient design method. June 2020 from https:\/\/phower.me\/2020\/06\/analog-design-with-inversion-coefficient\/."},{"issue":"2","key":"e_1_3_1_40_2","first-page":"458","article-title":"DTMOS-Based 0.4V ultra low-voltage low-power VDTA design and its application to EEG data processing","volume":"22","author":"Uygur Atilla","year":"2013","unstructured":"Atilla Uygur and Hakan Kuntman. 2013. DTMOS-Based 0.4V ultra low-voltage low-power VDTA design and its application to EEG data processing. Radioengineering 22, 2 (2013), 458\u2013466.","journal-title":"Radioengineering"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3567422","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3567422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:46Z","timestamp":1750286626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3567422"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,24]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,3,31]]}},"alternative-id":["10.1145\/3567422"],"URL":"https:\/\/doi.org\/10.1145\/3567422","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2022,12,24]]},"assertion":[{"value":"2022-03-07","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-09-19","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-12-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}