{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:17:50Z","timestamp":1755998270207,"version":"3.41.0"},"reference-count":57,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2019YFE0196400"],"award-info":[{"award-number":["2019YFE0196400"]}]},{"name":"Guangdong R&D Project in Key Areas","award":["2019B010158001, 2019B010156004"],"award-info":[{"award-number":["2019B010158001, 2019B010156004"]}]},{"name":"Industry-University-Research Cooperation Project in Zhuhai","award":["ZH22017001200072PWC"],"award-info":[{"award-number":["ZH22017001200072PWC"]}]},{"name":"Industry-University Collaborative Education Program between SYSU and Digilent Technology: Edge AI Oriented Open Source Software and Hardware Makerspace"},{"name":"MITACS Globalink Research Internship"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2022,12,31]]},"abstract":"<jats:p>\n            Evolutionary algorithms can outperform conventional placement algorithms such as simulated annealing, analytical placement, and manual placement on runtime, wirelength, pipelining cost, and clock frequency when mapping hard block intensive designs such as systolic arrays on Xilinx UltraScale+ FPGAs. For certain hard-block intensive designs, the commercial-grade Xilinx Vivado CAD tool cannot provide legal routing solutions without tedious manual placement constraints. Instead, we formulate hard block placement as a multi-objective optimization problem that targets wirelength squared and bounding box size. We build an end-to-end placement-and-routing flow called RapidLayout using the Xilinx RapidWright framework. RapidLayout runs 5\u20136\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            faster than Vivado with manual constraints and eliminates the weeks-long effort to manually generate placement constraints.\n            <jats:styled-content style=\"black\">\n              RapidLayout enables transfer learning from similar devices and bootstrapping from much smaller devices. Transfer learning in the UltraScale+ family achieves 11\u201314\n              <jats:inline-formula content-type=\"math\/tex\">\n                <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n              <\/jats:inline-formula>\n              shorter runtime and bootstrapping from a 97% smaller device delivers 2.1\u20133.2\n              <jats:inline-formula content-type=\"math\/tex\">\n                <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n              <\/jats:inline-formula>\n              faster optimizations.\n            <\/jats:styled-content>\n            RapidLayout outperforms (1) a tuned simulated annealer by 2.7\u201330.8\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in runtime while achieving similar quality of results, (2) VPR by 1.5\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in runtime, 1.9\u20132.4\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in wirelength, and 3\u20134\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in bounding box size, while also (3) beating the analytical placer UTPlaceF by 9.3\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in runtime, 1.8\u20132.2\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in wirelength, and 2\u20132.7\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\( \\times \\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            in bounding box size.\n          <\/jats:p>","DOI":"10.1145\/3501803","type":"journal-article","created":{"date-parts":[[2022,2,14]],"date-time":"2022-02-14T16:51:12Z","timestamp":1644857472000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2850-0176","authenticated-orcid":false,"given":"Niansong","family":"Zhang","sequence":"first","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, Guangdong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9800-6472","authenticated-orcid":false,"given":"Xiang","family":"Chen","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, Guangdong, China"}]},{"given":"Nachiket","family":"Kapre","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, Ontario, Canada"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_1_4_2","doi-asserted-by":"crossref","unstructured":"V. Betz J. Rose and A. Marquardt. 1999. Architecture and CAD for Deep-Submicron FPGAs . Springer Berlin.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00011"},{"key":"e_1_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Xilun Chen Ahmed Hassan Awadallah Hany Hassan Wei Wang and Claire Cardie. 2019. Multi-source cross-lingual model transfer: learning what to share. In Proceedings of the 57th Annual Meeting of the Association for Computational Linguistics (ACL\u201919) . 3098\u20133112.","DOI":"10.18653\/v1\/P19-1299"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375308"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2012.6334856"},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Felipe Leno Da Silva and Anna Helena Reali Costa. 2019. A survey on transfer learning for multiagent reinforcement learning systems. Journal of Artificial Intelligence Research 64 (2019) 645\u2013703.","DOI":"10.1613\/jair.1.11396"},{"key":"e_1_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Jefferey Dean. 2020. The deep learning revolution and its implications for computer architecture and chip design. In Proceedings of the International Solid-State Circuits Conference (ISSCC\u201920) . IEEE 8\u201314.","DOI":"10.1109\/ISSCC19947.2020.9063049"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_1_12_2"},{"volume-title":"Xilinx White Paper: Vivado Design Suite (WP416)","author":"Feist Tom","key":"e_1_3_1_13_2","unstructured":"Tom Feist. [n. d.]. Xilinx White Paper: Vivado Design Suite (WP416). Xilinx."},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.conbuildmat.2017.09.110"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1996.542381"},{"key":"e_1_3_1_18_2","first-page":"2790","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Houlsby Neil","year":"2019","unstructured":"Neil Houlsby, Andrei Giurgiu, Stanislaw Jastrzebski, Bruna Morrone, Quentin De Laroussilhe, Andrea Gesmundo, Mona Attariyan, and Sylvain Gelly. 2019. Parameter-efficient transfer learning for NLP. In Proceedings of the International Conference on Machine Learning. PMLR, 2790\u20132799."},{"key":"e_1_3_1_19_2","first-page":"16","volume-title":"Proceedings of the International Conference on Genetic and Evolutionary Methods (GEM\u201910)","author":"Jamieson Peter","year":"2010","unstructured":"Peter Jamieson. 2010. Revisiting genetic algorithms for the FPGA placement problem. In Proceedings of the International Conference on Genetic and Evolutionary Methods (GEM\u201910). 16\u201322."},{"key":"e_1_3_1_20_2","first-page":"1","volume-title":"Proceedings of the International Conference on Genetic and Evolutionary Methods (GEM)","author":"Jamieson Peter","year":"2011","unstructured":"Peter Jamieson. 2011. Exploring inevitable convergence for a genetic algorithm persistent fpga placer. In Proceedings of the International Conference on Genetic and Evolutionary Methods (GEM). The Steering Committee of The World Congress in Computer Science,1."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2013.6557578"},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Jing Jiang. 2009. Multi-task transfer learning for weakly-supervised relation extraction. In Proceedings of the 47th Annual Meeting of the Association for Computational Linguistics and the 4th International Joint Conference on Natural Language Processing of the Asian Federation of Natural Language Processing (ACL-IJCNLP\u201909) . 1012\u20131020.","DOI":"10.3115\/1690219.1690288"},{"key":"e_1_3_1_23_2"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00277"},{"key":"e_1_3_1_26_2"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","unstructured":"Kaiwen Li Tao Zhang and Rui Wang. 2020. Deep reinforcement learning for multiobjective optimization. IEEE Transactions on Cybernetics 51 6 (2020) 3103\u20133114.","DOI":"10.1109\/TCYB.2020.2977661"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3321707.3321729"},{"key":"e_1_3_1_31_2","first-page":"1723","volume-title":"Proceedings of the Genetic and Evolutionary Computing Conference (GECCO\u201911)","author":"Lukasiewycz Martin","year":"2011","unstructured":"Martin Lukasiewycz, Michael Gla\u00df, Felix Reimann, and J\u00fcrgen Teich. 2011. Opt4J - a modular framework for meta-heuristic optimization. In Proceedings of the Genetic and Evolutionary Computing Conference (GECCO\u201911).1723\u20131730."},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775984"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"key":"e_1_3_1_35_2","unstructured":"Apache Commons Math. 2013. Commons Math: The Apache Commons Mathematics Library."},{"key":"e_1_3_1_36_2"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2008.4587637"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87700-4_30"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/N19-5004"},{"key":"e_1_3_1_40_2"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00061"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2018.2823329"},{"key":"e_1_3_1_43_2"},{"key":"e_1_3_1_44_2"},{"key":"e_1_3_1_45_2"},{"issue":"7","key":"e_1_3_1_46_2","article-title":"Transfer learning for reinforcement learning domains: A survey.","volume":"10","author":"Taylor Matthew E.","year":"2009","unstructured":"Matthew E. Taylor and Peter Stone. 2009. Transfer learning for reinforcement learning domains: A survey. J. Mach. Learn. Res. 10, 7 (2009), 1633\u20131685.","journal-title":"J. Mach. Learn. Res."},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276200"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/330855.330986"},{"key":"e_1_3_1_49_2"},{"key":"e_1_3_1_50_2"},{"key":"e_1_3_1_51_2"},{"volume-title":"Large FPGA Methodology Guide","key":"e_1_3_1_52_2","unstructured":"Xilinx. [n. d.]. Large FPGA Methodology Guide. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_4\/ug872_largefpga.pdf."},{"volume-title":"Vivado Design Suite User Guide, Using Constraints (UG903)","key":"e_1_3_1_53_2","unstructured":"Xilinx. [n. d.]. Vivado Design Suite User Guide, Using Constraints (UG903). Xilinx."},{"key":"e_1_3_1_54_2","first-page":"3619","volume-title":"Proceedings of the 27th International Conference on Computational Linguistics","author":"Xing Junjie","year":"2018","unstructured":"Junjie Xing, Kenny Zhu, and Shaodian Zhang. 2018. Adaptive multi-task transfer learning for Chinese word segmentation in medical text. In Proceedings of the 27th International Conference on Computational Linguistics. 3619\u20133630."},{"key":"e_1_3_1_55_2","first-page":"169","volume-title":"Research in Microelectronics and Electronics","author":"Yang M.","year":"2005","unstructured":"M. Yang, A. E. A. Almaini, L. Wang, and P. J. Wang. 2005. An evolutionary approach for symmetrical field programmable gate array placement. In Research in Microelectronics and Electronics, Vol. 1. IEEE, 169\u2013172."},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317876"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2019.105233"},{"key":"e_1_3_1_58_2","volume-title":"Proceedings of the 25th AAAI Conference on Artificial Intelligence","author":"Zhu Yin","year":"2011","unstructured":"Yin Zhu, Yuqiang Chen, Zhongqi Lu, Sinno Jialin Pan, Gui-Rong Xue, Yong Yu, and Qiang Yang. 2011. Heterogeneous transfer learning for image classification. In Proceedings of the 25th AAAI Conference on Artificial Intelligence."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3501803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:48Z","timestamp":1750183788000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3501803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":57,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,12,31]]}},"alternative-id":["10.1145\/3501803"],"URL":"https:\/\/doi.org\/10.1145\/3501803","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2021-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}