{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:08:30Z","timestamp":1764842910549},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631345","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Co-Optimization for Robust Power Delivery Design in 3D-Heterogeneous Integration of Compute In-Memory Accelerators"],"prefix":"10.1109","author":[{"given":"Ankit","family":"Kaul","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]},{"given":"Madison","family":"Manley","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]},{"given":"James","family":"Read","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]},{"given":"Yandong","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]},{"given":"Muhannad","family":"Bakir","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Georgia,USA,30332"}]}],"member":"263","reference":[{"journal-title":"IEDM","year":"2020","author":"Sinha","key":"ref1"},{"journal-title":"SOCC","year":"2016","author":"Lee","key":"ref2"},{"journal-title":"ISSCC","year":"2020","author":"Gomes","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4324\/9780203065563-13"},{"journal-title":"ICLR","year":"2018","author":"Wu","key":"ref6"},{"journal-title":"TCPMT","year":"2019","author":"Zhang","key":"ref7"},{"journal-title":"IEDM","year":"2019","author":"Peng","key":"ref8"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2024,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631345.pdf?arnumber=10631345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:33:56Z","timestamp":1725449636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631345","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}